January 1992 Revised August 2000

100397 Quad Differential ECL/TTL Translating Transceiver with Latch

General Description

FAIRCHILD

SEMICONDUCTOR

The 100397 is a quad latched transceiver designed to convert TTL logic levels to differential F100K ECL logic levels and vice versa. This device was designed with the capability of driving a differential 25Ω ECL load with cutoff capability, and will sink a 64 mA TTL load. The 100397 is ideal for mixed technology applications utilizing either an ECL or TTL backplane.

The direction of translation is set by the direction control pin (DIR). The DIR pin on the 100397 accepts F100K ECL logic levels. An ECL LOW on DIR sets up the ECL pins as inputs and TTL pins as outputs. An ECL HIGH on DIR sets up the TTL pins as inputs and ECL pins as outputs.

A LOW on the output enable input pin (OE) holds the ECL output in a cut-off state and the TTL outputs at a high impedance level. A HIGH on the latch enable input (LE) latches the data at both inputs even though only one output is enabled at the time. A LOW on LE makes the latch transparent.

The cut-off state is designed to be more negative than a normal ECL LOW level. This allows the output emitterfollowers to turn off when the termination supply is -2.0V, presenting a high impedance to the data bus. This high impedance termination power and prevents loss of low state noise margin when several loads share the bus.


The 100397 is designed with FAST® TTL output buffers, featuring optimal DC drive and capable of quickly charging and discharging highly capacitive loads. All inputs have 50 K Ω pull-down resistors.

Features

- Differential ECL input/output structure
- 64 mA FAST TTL outputs
- $\blacksquare 25\Omega \text{ differential ECL outputs with cut-off}$
- Bi-directional translation
- 2000V ESD protection
- Latched outputs3-STATE outputs
- Voltage compensated operating range = -4.2V to -5.7V

Ordering Code:

Order Number	Package Number	Package Description						
100397PC	N24E	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide						
100397QC	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square						
100397QI	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Industrial Temperature Range (-40°C to +85°C)						
Devices also available	in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.						
	trademark of Fairchild Ser							



Pin Descriptions

Pin Names	Description
E ₀ -E ₃	ECL Data I/O
$\overline{E}_0 - \overline{E}_3$	Complementary ECL Data I/O
$T_0 - T_3$	TTL Data I/O
OE	Output Enable Input (ECL Levels)
LE	Latch Enable Input (ECL Levels)
DIR	Direction Control Input (ECL levels)
GNDECL	ECL Ground
GNDECLO	ECL Output Ground
GNDS	ECL Ground-to-Substrate
V _{EE}	ECL Quiescent Power Supply
V _{EED}	ECL Dynamic Power Supply
GNDTTL	TTL Quiescent Ground
GNDTTLD	TTL Dynamic Ground
V _{TTL}	TTL Quiescent Power Supply
V _{TTLD}	TTL Dynamic Power Supply

All pins function at 100K ECL levels except for T₀-T₃.

Truth Table

LE	DIR	OE	ECL	TTL	Notes
LC	DIR	UE	Port	Port	Notes
0	0	0	LOW	Z	
			(Cut-Off)		
0	0	1	Input	Output	(Note 1)(Note 4)
0	1	0	LOW	Z	
			(Cut-Off)		
0	1	1	Output	Input	(Note 2)(Note 4)
1	0	0	Input	Z	(Note 1)(Note 3)
1	0	1	Latched	Х	(Note 1)(Note 3)
1	1	0	LOW	Input	(Note 2)(Note 3)
			(Cut-Off)		
1	1	1	Latched	Х	(Note 2)(Note 3)

H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care


Z = High Impedance

Note 1: ECL input to TTL output mode.

Note 2: TTL input to ECL output mode.

Note 3: Retains data present before LE set HIGH.

Note 4: Latch is transparent.



Absolute Maximum Ratings(Note 5)

Storage Temperature (T_{STG})

Recommended Operating Conditions

Maximum Junction Temperature		Case Tempera
(T)	+150°C	Commercial
V _{EE} Pin Potential to Ground Pin	-7.0V to +0.5V	Industrial
V _{TTL} Pin Potential to Ground Pin	-0.5V to +6.0V	ECL Supply Vo
ECL Input Voltage (DC)	V _{EE} to +0.5V	TTL Supply Vo
ECL Output Current		
(DC Output HIGH)	–50 mA	
TTL Input Voltage (Note 7)	-0.5V to +7.0V	
TTL Input Current (Note 7)	-30 mA to +5.0 mA	
Voltage Applied to Output		Note 5: The "Absol
in HIGH State		the safety of the de operated at these l
3-STATE Output	-0.5V to +5.5V	Characteristics table
Current Applied to TTL		The "Recommender for actual device op
Output in LOW State (Max)	twice the Rated I_{OL} (mA)	Note 6: ESD testing
ESD (Note 6)	≥2000V	Note 7: Either volta

 $-65^{\circ}C$ to $+150^{\circ}C$

Case Temperature (T _C)	
Commercial	$0^{\circ}C$ to $+85^{\circ}C$
Industrial	$-40^{\circ}C$ to $+85^{\circ}C$
CL Supply Voltage (V _{EE})	-5.7V to -4.2V
TL Supply Voltage (V _{TTL})	+4.5V to +5.5V

Note 5: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 6: ESD testing conforms to MIL-STD-883, Method 3015. Note 7: Either voltage limit or current limit is sufficient to protect inputs.

Commercial Version

TTL-to-ECL DC Electrical Characteristics (Note 8)

 $V_{EE} = -4.2V$ to -5.7V, GND = 0V, $T_{C} = 0^{\circ}C$ to +85°C, $V_{TTL} = +4.5V$ to +5.5V

Symbol	Parameter	Min	Тур	Max	Units	Conditions
V _{OH}	Output HIGH Voltage	-1025	-955	-870	mV	$V_{IN} = V_{IH(Max)}$ or $V_{IL(Min)}$
V _{OL}	Output LOW Voltage	-1830	-1705	-1620	mV	Loading with 50Ω to – 2V
	Cutoff Voltage					OE and LE Low, DIR High
			-2000	-1950	mV	$V_{IN} = V_{IH(Max)}$ or $V_{IL}(Min)$,
						Loading with 50 Ω to $-2V$
V _{OHC}	Output HIGH Voltage	-1035			mV	
	Corner Point High	-1035			mv	$V_{IN} = V_{IH(Min)}$ or $V_{IL(Max)}$
V _{OLC}	Output LOW Voltage			-1610	mV	Loading with 50Ω to $-2V$
	Corner Point Low			-1010	IIIV	
V _{IH}	Input HIGH Voltage	2.0		5.0	V	Over V _{TTL} , V _{EE} , T _C Range
V _{IL}	Input LOW Voltage	0		0.8	V	Over V _{TTL} , V _{EE} , T _C Range
I _{IH}	Input HIGH Current			5.0	μA	$V_{IN} = +2.7V$
I _{BVIT}	Input HIGH Current			0.5	mA	V _{IN} = 5.5V
	Breakdown (I/O)			0.5	ША	V _{IN} = 5.5 V
Ι _{ΙL}	Input LOW Current	-1.0			mA	$V_{IN} = +0.5V$
V _{FCD}	Input Clamp	-1.2			v	I _{IN} = -18 mA
	Diode Voltage	-1.2			v	$\eta_{\rm N} = -10$ mA
I _{EE}	V _{EE} Supply Current	-99		-50		LE Low, OE and DIR HIGH
						Inputs Open
I _{EEZ}	V _{EE} Supply Current	-159		-90		LE and OE Low, Dir HIGH
						Inputs Open

Note 8: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

	$V_{EE} = -4.2V$ to $-5.7V$, GND = 0V, T _C = 0°C to +85°C, C _L = 50 pF, V _{TTL} = +4.5V to +5.5V													
Symbol	Parameter	Min	Тур	Max	Units	Conditions								
V _{OH}	Output HIGH Voltage	2.7	3.1		V	$I_{OH} = -3 \text{ mA}, V_{TTL} = 4.75 \text{V}$								
		2.4	2.9		V	$I_{OH} = -3 \text{ mA}, V_{TTL} = 4.50 \text{V}$								
V _{OL}	Output LOW Voltage		0.3	0.5	V	I _{OL} = 24 mA, V _{TTL} = 4.50V								
VIH	Input HIGH Voltage	-1165		-870	mV	Guaranteed HIGH Signal for All Inputs								
V _{IL}	Input LOW Voltage	-1830		-1475	mV	Guaranteed LOW Signal for All Inputs								
V _{DIFF}	Input Voltage Differential	150			mV	Required for Full Output Swing								
V _{CM}	Common Mode Voltage	GNDECL – 2.0		GNDECL - 0.5	V									
I _{IH}	Input HIGH Current E_0-E_3 , $\overline{E}_0-\overline{E}_3$ OE, LE, DIR			240 35	μΑ	$V_{IN} = V_{IH(Max)}$								
I _{CEX}	Output HIGH Leakage Current			50	μΑ	V _{OUT} = V _{TTL}								
I _{ZZ}	Bus Drainage Test			500	μΑ	V _{OUT} = 5.25V V _{TTL} = 0.0V								
IIL	Input LOW Current	0.50			μA	$V_{IN} = V_{IL(Min)}$								
I _{OZHT}	3-STATE Current Output High			70	μΑ	V _{OUT} = +2.7V								
I _{OZLT}	3-STATE Current Output Low	-650			μΑ	$V_{OUT} = +0.5V$								
l _{os}	Output Short-Circuit Current	-100		-225	mA	V _{OUT} = 0.0V, V _{TTL} = +5.5V								
I _{TTL}	V _{TTL} Supply Current			39	mA	TTL Outputs LOW								
				27	mA	TTL Outputs HIGH								
				39	mA	TTL Outputs in 3-STATE								

Note 9: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

DIP and PCC TTL-to-ECL AC Electrical Characteristics

Symbol	Parameter	T _C =	= 0°C	T _C =	25°C	T _C =	85°C	Units	Conditions
Cymbol	Falameter	Min	Max	Min	Max	Min	Max	Units	Conditions
f _{MAX}	Maximum Clock Frequency	180		180		180		MHz	
t _{PLH} t _{PHL}	T_n to E_n , \overline{E}_n (Transparent)	0.9	2.1	0.8	2.2	0.7	2.5	ns	Figures 1, 3
t _{PLH} t _{PHL}	LE to E_n, \overline{E}_n	1.2	2.3	1.3	2.4	1.4	2.5	ns	Figures 1, 3
t _{PZH}	OE to E _n , Ē _n (Cutoff to HIGH)	2.5	4.5	2.5	4.5	2.5	4.6	ns	Figures 1, 3
t _{PHZ}	OE to E _n , Ē _n (HIGH to Cutoff)	2.1	3.8	2.3	4.0	2.5	4.5	ns	Figures 1, 3
t _{PHZ}	DIR to E_n , \overline{E}_n (HIGH to Cutoff)	2.0	3.5	2.1	3.7	2.3	4.2	ns	Figures 1, 3
t _S	T _n to LE	0.8		0.8		0.8		ns	Figures 1, 3
t _H	T _n to LE	0.6		0.6		0.6		ns	Figures 1, 3
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	0.8	2.8	0.8	2.8	0.8	2.8	ns	Figures 1, 3

 $V_{EE} = -4.2V$ to -5.7V, $V_{TTL} = +4.5V$ to +5.5V

www.fairchildsemi.com

5

Commercial Version (Continued)

DIP and PCC ECL-to-TTL AC Electrical Characteristics

 $\mathsf{V}_{EE}=-4.2\mathsf{V}$ to $-5.7\mathsf{V},\,\mathsf{V}_{TTL}=+4.5\mathsf{V}$ to $+5.5\mathsf{V},\,\mathsf{C}_L=$ 50 pF

Symbol	Parameter	T _C =	= 0°C	T _C =	25°C	T _C =	85°C	Units	Conditions
eyiooi	i arameter	Min	Max	Min	Max	Min	Max	Units	Contailions
f _{MAX}	Maximum Clock Frequency	75		75		75		MHz	
t _{PLH} t _{PHL}	$E_n, \overline{E}_n \text{ to } T_n$ (Transparent)	1.7	4.9	1.7	5.1	1.8	5.8	ns	Figures 2, 4
t _{PLH} t _{PHL}	LE to T _n	2.2 3.3	4.0 5.2	2.2 3.4	4.0 5.4	2.3 3.8	4.1 6.1	ns	Figures 2, 4
t _{PZH} t _{PZL}	OE to T _n (Enable Time)	3.2 4.9	5.6 8.3	3.3 5.1	5.7 8.5	3.6 5.6	6.3 9.2	ns	Figures 2, 5
t _{PHZ} t _{PLZ}	OE to T _n (Disable Time)	3.6 3.4	8.6 6.9	3.5 3.5	8.3 6.7	3.5 3.6	7.5 6.7	ns	Figures 2, 5
t _{PHZ} t _{PLZ}	DIR to T _n (Disable Time)	3.5 3.4	8.1 6.8	3.5 3.4	8.1 6.7	3.5 3.6	7.6 6.7	ns	Figures 2, 6
t _S	E_n, \overline{E}_n to LE	0.6		0.6		0.6		ns	Figures 2, 4
t _H	E_n, \overline{E}_n to LE	0.7		0.7		0.7		ns	Figures 2, 4
t _{PW} (L)	Pulse Width LE	2.0		2.0		2.0		ns	Figures 2, 4

Industrial Version

TTL-to-ECL DC Electrical Characteristics (Note 10)

Symbol	.2V to -5.7V, GND = 0V, T _C = - Parameter	Min	Тур	Max	Units	Conditions
V _{OH}	Output HIGH Voltage	-1085	-955	-870	mV	$V_{IN} = V_{IH(Max)}$ or $V_{IL(Min)}$
V _{OL}	Output LOW Voltage	-1830	-1705	-1575	mV	Loading with 50Ω to $-2V$
	Cutoff Voltage		-2000	-1900	mV	$ \begin{array}{l} \mbox{OE and LE LOW, DIR HIGH} \\ \mbox{V}_{IN} = \mbox{V}_{IH(Max)} \mbox{ or } \mbox{V}_{IL(Min)}, \\ \mbox{Loading with } 50\Omega \mbox{ to } -2V \end{array} $
V _{OHC}	Output HIGH Voltage Corner Point HIGH	-1095			mV	$V_{IN} = V_{IH(Min)}$ or $V_{IL(Max)}$
V _{OLC}	Output LOW Voltage Corner Point LOW			-1565	mV	Loading with 50Ω to $-2V$
V _{IH}	Input HIGH Voltage	2.0		5.0	V	Over V _{TTL} , V _{EE} , T _C Range
V _{IL}	Input LOW Voltage	0		0.8	V	Over V _{TTL} , V _{EE} , T _C Range
н	Input HIGH Current			5.0	μΑ	$V_{IN} = +2.7V$
BVIT	Input HIGH Current Breakdown (I/O)			0.5	mA	V _{IN} = 5.5V
IL	Input LOW Current	-1.0			mA	$V_{IN} = +0.5V$
V _{FCD}	Input Clamp Diode Voltage	-1.2			v	I _{IN} = -18 mA
I _{EE}	V _{EE} Supply Current	-99		-40		LE Low, OE and DIR HIGH Inputs Open
I _{EEZ}	V _{EE} Supply Current	-159		-90		LE and OE LOW, Dir HIGH Inputs Open

Note 10: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

				ICS (Note 11)		
	.2V to $-5.7V$, GND = 0V, T _C =					
Symbol	Parameter	Min	Тур	Max	Units	Conditions
V _{OH}	Output HIGH Voltage	2.7	3.1		V	$I_{OH} = -3 \text{ mA}, V_{TTL} = 4.75 \text{V}$
		2.4	2.9		V	$I_{OH} = -3 \text{ mA}, V_{TTL} = 4.50 \text{V}$
V _{OL}	Output LOW Voltage		0.3	0.5	V	$I_{OL} = 24 \text{ mA}, V_{TTL} = 4.50 \text{V}$
V _{IH}	Input HIGH Voltage	-1170		-870	mV	Guaranteed HIGH Signal for All Inputs
V _{IL}	Input LOW Voltage	-1830		-1480	mV	Guaranteed LOW Signal for All Inputs
V _{DIFF}	Input Voltage Differential	150			mV	Required for Full Output Swing
V _{CM}	Common Mode Voltage	GNDECL - 2.0		GNDECL - 0.5	V	
I _{IH}	Input HIGH Current					$V_{IN} = V_{IH(Max)}$
	$E_0 - E_3$, $\overline{E}_0 - \overline{E}_3$			300	μΑ	
	OE, LE, DIR			35		
I _{CEX}	Output HIGH			50	μA	V _{OUT} = V _{TTL}
	Leakage Current			50	μΑ	VOUT - VTTL
I _{ZZ}	Bus Drainage Test			500	μΑ	$V_{OUT} = 5.25V$
						$V_{TTL} = 0.0V$
I _{IL}	Input LOW Current	0.50			μΑ	$V_{IN} = V_{IL(Min)}$
I _{OZHT}	3-STATE Current			70	μA	$V_{OUT} = +2.7V$
	Output HIGH			70	μΑ	VOUT - +2.7 V
I _{OZLT}	3-STATE Current	-650				$V_{OUT} = +0.5V$
	Output LOW	060-			μA	
l _{os}	Output Short-Circuit Current	-100		-225	mA	$V_{OUT} = 0.0V, V_{TTL} = +5.5V$
ITTL	V _{TTL} Supply Current			39	mA	TTL Outputs LOW
				27	mA	TTL Outputs HIGH
				39	mA	TTL Outputs in 3-STATE

Note 11: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

PCC TTL-to-ECL AC Electrical Characteristics

Symbol	Parameter	$T_C = -40^{\circ}C$		$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$		Units	Conditions
Gymbol	Falameter	Min	Max	Min	Max	Min	Max	Units	Conditions
f _{MAX}	Maximum Clock Frequency	180		180		180		MHz	
t _{PLH} t _{PHL}	T _n to E _n , E n (Transparent)	0.9	2.4	0.8	2.2	0.7	2.5	ns	Figures 1, 3
t _{PLH} t _{PHL}	LE to E_n, \overline{E}_n	1.2	2.3	1.3	2.4	1.4	2.5	ns	Figures 1, 3
t _{PZH}	OE to E _n , Ē _n (Cutoff to HIGH)	1.9	3.8	2.5	4.5	2.5	4.6	ns	Figures 1, 3
t _{PHZ}	OE to E _n , Ē _n (HIGH to Cutoff)	2.5	4.7	2.3	4.0	2.5	4.5	ns	Figures 1, 3
t _{PHZ}	DIR to E_n , \overline{E}_n (HIGH to Cutoff)	1.8	3.5	2.1	3.7	2.3	4.2	ns	Figures 1, 3
t _S	T _n to LE	0.8		0.8		0.8		ns	Figures 1, 3
t _H	T _n to LE	0.6		0.6		0.6		ns	Figures 1, 3
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	0.8	2.8	0.8	2.8	0.8	2.8	ns	Figures 1, 3

www.fairchildsemi.com

7

Industrial Version (Continued) PCC ECL-to-TTL AC Electrical Characteristics V_{EE} = -4.2V to -5.7V, V_{TTL} = +4.5V to +5.5V, C_L = 50 pF

Symbol	Parameter	$T_C = -40^{\circ}C$		$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$		Units	Conditions
		Min	Max	Min	Max	Min	Max	Ginta	Conditiona
f _{MAX}	Maximum Clock Frequency	75		75		75		MHz	
t _{PLH}	E_n, \overline{E}_n to T_n	1.7	4.9	1.7	5.1	1.8	5.8	ns	Figures 2, 4
t _{PHL}	(Transparent)		-		-	-			
t _{PLH}	LE to T _n	2.2	4.3	2.2	4.0	2.3	4.1	ns	Figures 2, 4
t _{PHL}		3.3	5.2	3.4	5.4	3.8	6.1		
t _{PZH}	OE to T _n	3.1	5.6	3.3	5.7	3.6	6.3	ns	Figures 2, 5
t _{PZL}	(Enable Time)	4.8	8.3	5.1	8.5	5.6	9.2		
t _{PHZ}	OE to T _n	3.5	9.2	3.5	8.3	3.5	7.5	ns	Figures 2, 5
t _{PLZ}	(Disable Time)	3.2	7.3	3.5	6.7	3.6	6.7		
t _{PHZ}	DIR to T _n	3.5	8.8	3.5	8.1	3.5	7.6	ns	Figures 2, 6
t _{PLZ}	(Disable Time)	3.2	7.2	3.4	6.7	3.6	6.7		
t _S	E_n, \overline{E}_n to LE	0.6		0.6		0.6		ns	Figures 2, 4
t _H	E_n, \overline{E}_n to LE	0.7		0.7		0.7		ns	Figures 2, 4
t _{PW} (L)	Pulse Width LE	2.0		2.0		2.0		ns	Figures 2, 4

