

April 1988 Revised September 2000

74F192

Up/Down Decade Counter with Separate Up/Down Clocks

General Description

The 74F192 is an up/down BCD decade (8421) counter. Separate Count Up and Count Down Clocks are used, and in either counting mode the circuits operate synchronously. The outputs change state synchronously with the LOW-to-HIGH transitions on the clock inputs.

Separate Terminal Count Up and Terminal Count Down outputs are used as the clocks for a subsequent stage without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load $\overline{(\text{PL})}$ and the Master Reset (MR) inputs asynchronously override the clocks.

Features


■ Guaranteed 4000V minimum ESD protection

Ordering Code:


Order Number	Package Number	Package Description
74F192SJ (Note 1)	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F192PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Note 1: Device not available in Tape and Reel.

Logic Symbols



Connection Diagram



Unit Loading/Fan Out

Pin Names	D	U.L.	Input I _{IH} /I _{IL}	
riii Naiiles	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
CPU	Count Up Clock Input (Active Rising Edge)	1.0/3.0	20 μA/–1.8 mA	
CPD	Count Down Clock Input (Active Rising Edge)	1.0/3.0	20 μA/–1.8 mA	
MR	Asynchronous Master Reset Input (Active HIGH)	1.0/1.0	20 μA/–0.6 mA	
PL	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	20 μA/–0.6 mA	
P ₀ -P ₃	Parallel Data Inputs	1.0/1.0	20 μA/–0.6 mA	
Q ₀ –Q ₃	Flip-Flop Outputs	50/33.3	−1 mA/20 mA	
TC _D	Terminal Count Down (Borrow) Output (Active LOW)	50/33.3	−1 mA/20 mA	
TC _U	Terminal Count Up (Carry) Output (Active LOW)	50/33.3	−1 mA/20 mA	

Functional Description

The 74F192 is an asynchronously presettable decade counter. It contains four edge-triggered flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

A LOW-to-HIGH transition on the CP input to each flip-flop causes the output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH, as indicated in the Function Table. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either clock input is LOW.

The Terminal Count Up (\overline{TC}_U) and Terminal Count Down (\overline{TC}_D) outputs are normally HIGH. When the circuit has reached the maximum count state 9, the next HIGH-to-LOW transition of the Count Up Clock will cause \overline{TC}_U to go LOW. \overline{TC}_U will stay LOW until CP $_U$ goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the \overline{TC}_D output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the \overline{TC} outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

$$\begin{split} \overline{TC}_U &= Q_0 \bullet Q_3 \bullet \overline{CP}_U \\ \overline{TC}_D &= \overline{Q}_0 \bullet \overline{Q}_1 \bullet \overline{Q}_2 \bullet \overline{Q}_3 \bullet \overline{CP}_D \end{split}$$

The 74F192 has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load (\overline{PL}) and the Master Reset (MR) inputs are LOW, information present on the Parallel Data input (P_0-P_3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both clock inputs, and latch each Q output in the LOW state. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted.

Function Table

MR	PL	CPU	CPD	Mode
Н	Х	Х	X	Reset (Asyn.)
L	L	X	X	Preset (Asyn.)
L	Н	Н	Н	No Change
L	Н	~	Н	Count Up
L	Н	Н	~	Count Down


H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

∠ = LOW-to-HIGH Clock Transition

State Diagram





Absolute Maximum Ratings(Note 2)

-65°C to +150°C Storage Temperature -55°C to +125°C Ambient Temperature under Bias

Junction Temperature under Bias -55°C to $+150^{\circ}\text{C}$ V_{CC} Pin Potential to Ground Pin -0.5V to +7.0V Input Voltage (Note 3) -0.5V to +7.0V

Input Current (Note 3) Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

Standard Output -0.5V to V_{CC} 3-STATE Output -0.5V to +5.5V

-30 mA to +5.0 mA

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature 0°C to +70°C Supply Voltage +4.5V to +5.5V

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics


Symbol	Parameter		Min	Тур	Max	Units	v _{cc}	Conditions
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	10% V _{CC}	2.5			V	Min	I _{OH} = -1 mA
		5% V _{CC}	2.7			v	IVIIII	$I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA
I _{IH}	Input HIGH Current				5.0	μА	Max	$V_{IN} = 2.7V$
I _{BVI}	Input HIGH Current Breakd	own Test			7.0	μА	Max	V _{IN} = 7.0V
I _{CEX}	Output HIGH Leakage Curr	ent			50	μΑ	Max	$V_{OUT} = V_{CC}$
V _{ID}	Input Leakage		4.75			٧	0.0	$I_{ID} = 1.9 \mu A$
	Test		4.73					All Other Pins Grounded
I _{OD}	Output Leakage				3.75		0.0	V _{IOD} = 150 mV
	Circuit Current				3.73	μΑ	0.0	All Other Pins Grounded
I _{IL}	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V, Except CP _u , CP _D
					-1.8	IIIA	IVIAX	$V_{IN} = 0.5V$, CP_u , CP_D
Ios	Output Short-Circuit Curren	t	-60		-150	mA	Max	V _{OUT} = 0V
I _{CCL}	Power Supply Current			38	55	mA	Max	$V_O = LOW$


AC Electrical Characteristics

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$			$T_A = -55$ °C to $+125$ °C $C_L = 50 \text{ pF}$		$T_A = 0$ °C to +70°C $C_L = 50$ pF		Units
		Min	C _L = 50 pF	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	100	125	mux	75	u.x	90	··········	MHz
t _{PLH}	Propagation Delay CP _U or	4.0	7.0	9.0	4.0	10.5	4.0	10.0	
t _{PHL}	CP _D to TC _U or TC _D	3.5	6.0	8.0	3.5	9.5	3.5	9.0	ns
t _{PLH}	Propagation Delay	4.0	6.5	8.5	4.0	10.0	4.0	9.5	ns
t _{PHL}	CP _U or CP _D to Q _n	5.5	9.5	12.5	5.5	14.0	5.5	13.5	ns
t _{PLH}	Propagation Delay	3.0	4.5	7.0	3.0	8.5	3.0	8.0	ns
t _{PHL}	P _n to Q _n	6.0	11.0	14.5	6.0	16.5	6.0	15.5	115
t _{PLH}	Propagation Delay	5.0	8.5	11.0	5.0	13.5	5.0	12.0	no
t _{PHL}	PL to Q _n	5.5	10.0	13.0	5.5	15.0	5.5	14.0	ns
t _{PHL}	Propagation Delay MR to Q _n	6.5	11.0	14.5	6.5	16.0	6.5	15.5	
t _{PLH}	Propagation Delay MR to TC _U	6.0	10.5	13.5	6.0	15.0	6.0	14.5	ns
t _{PHL}	Propagation Delay MR to TCD	7.0	11.5	14.5	7.0	16.0	7.0	15.5	
t _{PLH}	Propagation Delay	7.0	12.0	15.5	7.0	18.5	7.0	16.5	ns
t _{PHL}	PL to TC _U or TC _D	7.0	11.5	14.5	7.0	17.5	7.0	15.5	115
t _{PLH}	Propagation Delay	7.0	11.5	14.5	7.0	16.5	7.0	15.5	ns
t _{PHL}	P _n to TC _U or TC _D	6.5	11.0	14.0	6.5	16.5	6.5	15.0	110

AC Operating Requirements

	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$		$T_A = 0$ °C to +70°C		
Symbol								Units
		Min	Max	Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	4.5		6.0		5.0		
t _S (L)	P _n to PL	4.5		6.0		5.0		20
t _H (H)	Hold Time, HIGH or LOW	2.0		2.0		2.0		ns
t _H (L)	P_n to \overline{PL}	2.0		2.0		2.0		
t _W (L)	PL Pulse Width, LOW	6.0		7.5		6.0		ns
t _W (L)	CP _U or CP _D	5.0		7.0		F.0		
	Pulse Width, LOW	5.0		7.0		5.0		ns
t _W (L)	CP _U or CP _D							
	Pulse Width, LOW	10.0		12.0		10.0		ns
	(Change of Direction)							
t _W (H)	MR Pulse Width, HIGH	6.0		6.0		6.0		ns
t _{REC}	Recovery Time	6.0		8.0		6.0		ns
	PL to CP _U or CP _D	0.0		0.0		6.0		115
t _{REC}	Recovery Time	4.0		4.5		4.0		ns
	MR to CP _U or CP _D	4.0		4.0		4.0		115





16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com