## FAIRCHILD SEMICONDUCTOR


# 74F283 4-Bit Binary Full Adder with Fast Carry

### **General Description**


### **Ordering Code:**

SEMICOND		April 1988 Revised August 1999	1 1 200
<b>General D</b> The 74F283 high carry lookahead $B_0-B_3$ ) and a Car outputs ( $S_0-S_3$ ) a	escription -speed 4-bit binary fu accepts two 4-bit bi ry input (C <sub>0</sub> ). It gener	inary words (A <sub>0</sub> -A <sub>3</sub> , rates the binary Sum t (C <sub>4</sub> ) from the most te with either active	
HIGH or active L(			
HIGH or active LC			
Ordering ( Order Number	Package Number	Package Description	
Ordering ( Order Number		Package Description 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow	
Ordering (	Package Number		

### Logic Symbols



### **Connection Diagram**



### **Unit Loading/Fan Out**

Pin Names	Decerintian	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>		
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>		
A <sub>0</sub> -A <sub>3</sub>	A Operand Inputs	1.0/2.0	20 µA/-1.2 mA		
B <sub>0</sub> -B <sub>3</sub>	B Operand Inputs	1.0/2.0	20 µA/–1.2 mA		
C <sub>0</sub>	Carry Input	1.0/1.0	20 µA/–0.6 mA		
S <sub>0</sub> -S <sub>3</sub>	Sum Outputs	50/33.3	-1 mA/20 mA		
C <sub>4</sub>	Carry Output	50/33.3	-1 mA/20 mA		

#### © 1999 Fairchild Semiconductor Corporation DS009513

www.fairchildsemi.com

### **Functional Description**

The 74F283 adds two 4-bit binary words (A plus B) plus the incoming Carry (C<sub>0</sub>). The binary sum appears on the Sum (S<sub>0</sub>-S<sub>3</sub>) and outgoing carry (C<sub>4</sub>) outputs. The binary weight of the various inputs and outputs is indicated by the subscript numbers, representing powers of two.


 $\begin{array}{l} 2^{0} \left( A_{0}+B_{0}+C_{0} \right)+2^{1} \left( A_{1}+B_{1} \right) \\ +2^{2} \left( A_{2}+B_{2} \right)+2^{3} \left( A_{3}+B_{3} \right) \\ =S_{0}+2S_{1}+4S_{2}+8S_{3}+16C_{4} \\ & \text{Where } (+)=\text{plus} \end{array}$ 

Interchanging inputs of equal weight does not affect the operation. Thus  $C_0$ ,  $A_0$ ,  $B_0$  can be arbitrarily assigned to pins 5, 6 and 7 for DIPS, and 7, 8 and 9 for chip carrier packages. Due to the symmetry of the binary add function, the 74F283 can be used either with all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). See Figure 1. Note that if  $C_0$  is not used it must be tied LOW for active HIGH logic or tied HIGH for active LOW logic.

Due to pin limitations, the intermediate carries of the 74F283 are not brought out for use as inputs or outputs.


However, other means can be used to effectively insert a carry into, or bring a carry out from, an intermediate stage. Figure 2 shows how to make a 3-bit adder. Tying the operand inputs of the fourth adder (A3,, B3) LOW makes  ${\rm S}_3$ dependent only on, and equal to, the carry from the third adder. Using somewhat the same principle, Figure 3 shows a way of dividing the 74F283 into a 2-bit and a 1-bit adder. The third stage adder (A<sub>2</sub>, B<sub>2</sub>, S<sub>2</sub>) is used merely as a means of getting a carry (C10) signal into the fourth stage (via  $A_2$  and  $B_2$ ) and bringing out the carry from the second stage on  $S_2$ . Note that as long as  $A_2$  and  $B_2$  are the same, whether HIGH or LOW, they do not influence S2. Similarly, when  $A_2$  and  $B_2$  are the same the carry into the third stage does not influence the carry out of the third stage. Figure 4 shows a method of implementing a 5-input encoder, where the inputs are equally weighted. The outputs S<sub>0</sub>, S<sub>1</sub> and S<sub>2</sub> present a binary number equal to the number of inputs  $I_1-$ I<sub>5</sub> that are true. Figure 5 shows one method of implementing a 5-input majority gate. When three or more of the inputs  $I_1-I_5$  are true, the output  $M_5$  is true.

	C <sub>0</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	Α3	B <sub>0</sub>	В <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	C <sub>4</sub>
Logic Levels	L	L	Н	L	Н	Н	L	L	Н	Н	Н	L	L	Н
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0



www.fairchildsemi.com

2



74F283

### Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$ )	
Standard Output	–0.5V to V <sub>CC</sub>
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)
ESD Last Passing Voltage (Min)	4000V

# Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage 0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


### **DC Electrical Characteristics**

Symbol	Parameter		Min	Тур	Max	Units	v <sub>cc</sub>	Conditions	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA	
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5			V	Min	I <sub>OH</sub> = -1 mA	
	Voltage	5% $V_{CC}$	2.7			v	IVIIII	$I_{OH} = -1 \text{ mA}$	
V <sub>OL</sub>	Output LOW	10% V <sub>CC</sub>			0.5	V	Min	L = 20 mA	
	Voltage				0.5	v	IVIIN	$I_{OL} = 20 \text{ mA}$	
I <sub>IH</sub>	Input HIGH				5.0		Max	V 0.7V	
	Current				5.0	μA		V <sub>IN</sub> = 2.7V	
I <sub>BVI</sub>	Input HIGH Current				7.0	A	Max	V <b>7</b> 0V	
	Breakdown Test				7.0	μA	IVIAX	V <sub>IN</sub> = 7.0V	
ICEX	Output HIGH				50		Max	N N	
	Leakage Current				50	μA	IVIAX	$V_{OUT} = V_{CC}$	
V <sub>ID</sub>	Input Leakage		4.75			V	0.0	I <sub>ID</sub> = 1.9 μA	
	Test		4.75			v	0.0	All Other Pins Grounded	
I <sub>OD</sub>	Output Leakage			3.75		0.0	V <sub>IOD</sub> = 150 mV		
	Circuit Current				μA		All Other Pins Grounded		
IIL	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V (C_{O})$	
					-1.2			$V_{IN} = 0.5V (A_n, B_n)$	
l <sub>os</sub>	Output Short-Circuit Current		-60		-150	mA	Max	$V_{OUT} = 0V$	
I <sub>CCH</sub>	Power Supply Current			36	55	mA	Max	V <sub>O</sub> = HIGH	
I <sub>CCL</sub>	Power Supply Current			36	55	mA	Max	$V_0 = LOW$	

### **AC Electrical Characteristics**


Symbol	Parameter		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF			C to +125°C = 5.0V 50 pF	$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5.0V$ $C_L = 50 \text{ pF}$		Units	
		Min	Тур	Max	Min	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay	3.5	7.0	9.5	3.5	14.0	3.5	11.0		
t <sub>PHL</sub>	C <sub>0</sub> to S <sub>n</sub>	3.0	7.0	9.5	3.0	14.0	3.0	11.0	ns	
t <sub>PLH</sub>	Propagation Delay	3.0	7.0	9.5	3.0	17.0	3.0	13.0	ns	
t <sub>PHL</sub>	A <sub>n</sub> or B <sub>n</sub> to S <sub>n</sub>	3.0	7.0	9.5	3.0	14.0	3.0	11.5		
t <sub>PLH</sub>	Propagation Delay	3.0	5.7	7.5	3.0	10.5	3.0	8.5	ns	
t <sub>PHL</sub>	C <sub>0</sub> to C <sub>4</sub>	3.0	5.4	7.0	2.5	10.0	3.0	8.0		
t <sub>PLH</sub>	Propagation Delay	3.0	5.7	7.5	3.0	10.5	3.0	8.5		
t <sub>PHL</sub>	A <sub>n</sub> or B <sub>n</sub> to C <sub>4</sub>	2.5	5.3	7.0	2.5	10.0	2.5	8.0	ns	

www.fairchildsemi.com



www.fairchildsemi.com

74F283



www.fairchildsemi.com

This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.