

16-Bit Digital Signal Controllers for Digital Power Applications with Interconnected High-Speed PWM, ADC, PGA and Comparators

Operating Conditions

- 3.0V to 3.6V, -40°C to +85°C, DC to 70 MIPS
- 3.0V to 3.6V, -40°C to +125°C, DC to 60 MIPS

Flash Architecture

• 16 Kbytes-32 Kbytes of Program Flash

Core: 16-Bit dsPIC33E CPU

- Code-Efficient (C and Assembly) Architecture
- Two 40-Bit Wide Accumulators
- · Single-Cycle (MAC/MPY) with Dual Data Fetch
- Single-Cycle Mixed-Sign MUL Plus Hardware Divide
- 32-Bit Multiply Support
- Two Additional Working Register Sets (reduces context switching)

Clock Management

- ±0.9% Internal Oscillator
- · Programmable PLLs and Oscillator Clock Sources
- Fail-Safe Clock Monitor (FSCM)
- Independent Watchdog Timer (WDT)
- · Fast Wake-up and Start-up

Power Management

- Low-Power Management modes (Sleep, Idle, Doze)
- · Integrated Power-on Reset and Brown-out Reset
- 0.5 mA/MHz Dynamic Current (typical)
- 10 µA IPD Current (typical)

High-Speed PWM

- Three PWM Generators (two outputs per generator)
- · Individual Time Base and Duty Cycle for each PWM
- 1.04 ns PWM Resolution (frequency, duty cycle, dead time and phase)
- Supports Center-Aligned, Redundant, Complementary and True Independent Output modes
- · Independent Fault and Current-Limit Inputs
- Output Override Control
- PWM Support for:
 - AC/DC, DC/DC, inverters, PFC, lighting

Advanced Analog Features

- · High-Speed ADC module:
 - 12-bit with 2 dedicated SAR ADC cores and one shared SAR ADC core
 - Up to 3.25 Msps conversion rate per ADC core @ 12-bit resolution
 - Dedicated result buffer for each analog channel
 - Flexible and independent ADC trigger sources
 - Two digital comparators
 - One oversampling filter
- Two Rail-to-Rail Comparators with Hysteresis:
 - Dedicated 12-bit Digital-to-Analog Converter (DAC) for each analog comparator
- Two Programmable Gain Amplifiers:
 - Single-ended or independent ground reference
 - Five selectable gains (4x, 8x, 16x, 32x and 64x)
 - 40 MHz gain bandwidth

Interconnected SMPS Peripherals

- Reduces CPU Interaction to Improve Performance
- Flexible PWM Trigger Options for ADC Conversions
- High-Speed Comparator Truncates PWM (15 ns typical):
 - Supports Cycle-by-Cycle Current mode control
 - Current Reset mode (variable frequency)

Timers/Output Compare/Input Capture

- Three 16-Bit and up to Two 32-Bit Timers/ Counters
- One Output Compare (OC) module, Configurable as Timers/Counters
- · One Input Capture (IC) module

Communication Interfaces

- One UART module (15 Mbps):
 - Supports LIN/J2602 protocols and $\text{IrDA}^{\texttt{R}}$
- One 4-Wire SPI module (15 Mbps)
- One l²C[™] module (up to 1 Mbaud) with SMBus Support

Input/Output

- Sink/Source up to 12mA/15mA, respectively; Pin-Specific for Standard VOH/VOL
- 5V Tolerant Pins
- Selectable, Open-Drain Pull-ups and Pull-Downs
- External Interrupts on All I/O Pins
- Peripheral Pin Select (PPS) to allow Function Remap with Six Virtual I/Os

Qualification and Class B Support

- AEC-Q100 REVG (Grade 1, -40°C to +125°C) Planned
- Class B Safety Library, IEC 60730
- 4x4x0.6 mm and 6x6x0.5 mm UQFN Packages are Designed and Optimized to ease IPC9592B 2nd Level Temperature Cycle Qualification

Debugger Development Support

- In-Circuit and In-Application Programming
- Three Program and One Complex Data Breakpoint
- IEEE 1149.2 Compatible (JTAG) Boundary Scan
- Trace and Run-Time Watch

		s	s	S	S	S	s	s	s	6			Rem	appa	ble P	eriph	erals							(GPIO)	
Device	Pins	Program Memory Bytes	RAM Bytes	Timers ⁽¹⁾	Input Capture	Output Compare	UART	SPI	External Interrupts ⁽²⁾	WMd	ADC Inputs	I ² C™	ADC Cores	٧9d	Analog Comparator	General Purpose I/O (GP	Packages								
dsPIC33EP16GS202	28	16K	2K	3	1	1	1	1	3	3x2	12	1	3	2	2	21	SSOP, SOIC, QFN-S								
dsPIC33EP32GS202	28	32K	2K	3	1	1	1	1	3	3x2	12	1	3	2	2	21	UQFN (4x4 mm), UQFN (6x6 mm)								

Note 1: The external clock for Timer1, Timer2 and Timer3 is remappable.

2: INT0 is not remappable; INT1 and INT2 are remappable.

TABLE 1: dsPIC33EPXXGS202 FAMILY DEVICES

Pin Diagrams

n SS(IC, DP		= Pins are up to 5V tolerant
	MCLR 1 RA0 2 RA1 3 RA2 4 RB0 5 RB9 6 RB10 7 Vss 8 RB1 9 RB2 10 RB2 10 RB3 11 RB4 12 VDD 13	dsPIC33EPXXGS202	28 AVbD 27 AVss 26 RA3 25 RA4 24 RB14 23 RB12 21 RB11 20 VcaP 19 Vss 18 RB7 17 RB6 16 RB5
PIN F			15 RB15
PIN F	RB8 14	Pin	
			15 RB15
Pin	UNCTION DESCRIPTIONS Pin Function	Pin	15 RB15
Pin 1	UNCTION DESCRIPTIONS Pin Function MCLR	Pin 15	15 RB15 Pin Function PGEC3/ RP47 /RB15
Pin 1 2	UNCTION DESCRIPTIONS Pin Function MCLR AN0/PGA1P1/CMP1A/RA0	Pin 15 16	15 RB15 Pin Function PGEC3/RP47/RB15 TDO/AN9/PGA2N2/RP37/RB5
Pin 1 2 3	Pin Function MCLR AN0/PGA1P1/CMP1A/RA0 AN1/PGA1P2/PGA2P1/CMP1B/RA1	Pin 15 16 17	15 RB15 Pin Function PGEC3/RP47/RB15 TDO/AN9/PGA2N2/RP37/RB5 PGED1/TDI/AN10/SCL1/RP38/RB6
Pin 1 2 3 4	Pin Function MCLR AN0/PGA1P1/CMP1A/RA0 AN1/PGA1P2/PGA2P1/CMP1B/RA1 AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2	Pin 15 16 17 18	Pin Function PGEC3/RP47/RB15 TDO/AN9/PGA2N2/RP37/RB5 PGED1/TDI/AN10/SCL1/RP38/RB6 PGEC1/AN11/SDA1/RP39/RB7
Pin 1 2 3 4 5	Pin Function MCLR AN0/PGA1P1/CMP1A/RA0 AN1/PGA1P2/PGA2P1/CMP1B/RA1 AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0	Pin 15 16 17 18 19	Pin Function PGEC3/RP47/RB15 TDO/AN9/PGA2N2/RP37/RB5 PGED1/TDI/AN10/SCL1/RP38/RB6 PGEC1/AN11/SDA1/RP39/RB7 Vss
Pin 1 2 3 4 5 6	Pin Function MCLR AN0/PGA1P1/CMP1A/RA0 AN1/PGA1P2/PGA2P1/CMP1B/RA1 AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0 AN4/CMP2C/RP41/RB9	Pin 15 16 17 18 19 20	Pin Function PGEC3/RP47/RB15 TDO/AN9/PGA2N2/RP37/RB5 PGED1/TDI/AN10/SCL1/RP38/RB6 PGEC1/AN11/SDA1/RP39/RB7 Vss VCAP
Pin 1 2 3 4 5 6 7	JUNCTION DESCRIPTIONS Pin Function MCLR AN0/PGA1P1/CMP1A/RA0 AN1/PGA1P2/PGA2P1/CMP1B/RA1 AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0 AN4/CMP2C/RP41/RB9 AN5/CMP2D/RP42/RB10	Pin 15 16 17 18 19 20 21	15 RB15 Pin Function PGEC3/RP47/RB15 TDO/AN9/PGA2N2/RP37/RB5 PGED1/TDI/AN10/SCL1/RP38/RB6 PGEC1/AN11/SDA1/RP39/RB7 Vss VCAP TMS/PWM3H/RP43/RB11
Pin 1 2 3 4 5 6 7 8	Pin Function MCLR AN0/PGA1P1/CMP1A/RA0 AN1/PGA1P2/PGA2P1/CMP1B/RA1 AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0 AN4/CMP2C/RP41/RB9 AN5/CMP2D/RP42/RB10 Vss	Pin 15 16 17 18 19 20 21 22	15 RB15 Pin Function PGEC3/RP47/RB15 TDO/AN9/PGA2N2/RP37/RB5 PGED1/TDI/AN10/SCL1/RP38/RB6 PGEC1/AN11/SDA1/RP39/RB7 Vss VCAP TMS/PWM3H/RP43/RB11 TCK/PWM3L/RP44/RB12
Pin 1 2 3 4 5 6 7 8 9	Pin Function Pin Function MCLR AN0/PGA1P1/CMP1A/RA0 AN1/PGA1P2/PGA2P1/CMP1B/RA1 AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0 AN4/CMP2C/RP41/RB9 AN5/CMP2D/RP42/RB10 Vss OSC1/CLKI/AN6/RP33/RB1	Pin 15 16 17 18 19 20 21 22 23	15 RB15 PGEC3/RP47/RB15 TDO/AN9/PGA2N2/RP37/RB5 PGED1/TDI/AN10/SCL1/RP38/RB6 PGEC1/AN11/SDA1/RP39/RB7 Vss VCAP TMS/PWM3H/RP43/RB11 TCK/PWM3L/RP44/RB12 PWM2H/RP45/RB13
Pin 1 2 3 4 5 6 7 8 9 10	Pin Function Pin Function MCLR AN0/PGA1P1/CMP1A/RA0 AN1/PGA1P2/PGA2P1/CMP1B/RA1 AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0 AN4/CMP2C/RP41/RB9 AN5/CMP2D/RP42/RB10 Vss OSC1/CLKI/AN6/RP33/RB1 OSC2/CLKO/AN7/PGA1N2/RP34/RB2	Pin 15 16 17 18 19 20 21 22 23 24	Pin Function PGEC3/RP47/RB15 TDO/AN9/PGA2N2/RP37/RB5 PGED1/TDI/AN10/SCL1/RP38/RB6 PGEC1/AN11/SDA1/RP39/RB7 Vss VCAP TMS/PWM3H/RP43/RB11 TCK/PWM3L/RP44/RB12 PWM2H/RP45/RB13 PWM2L/RP46/RB14
Pin 1 2 3 4 5 6 7 8 9 10 11	Pin Function MCLR AN0/PGA1P1/CMP1A/RA0 AN1/PGA1P2/PGA2P1/CMP1B/RA1 AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0 AN4/CMP2C/RP41/RB9 AN5/CMP2D/RP42/RB10 Vss OSC1/CLKI/AN6/RP33/RB1 OSC2/CLKO/AN7/PGA1N2/RP34/RB2 PGED2/AN8/INT0/RP35/RB3	Pin 15 16 17 18 19 20 21 22 23 24 25	Pin Function PGEC3/RP47/RB15 TDO/AN9/PGA2N2/RP37/RB5 PGED1/TDI/AN10/SCL1/RP38/RB6 PGEC1/AN11/SDA1/RP39/RB7 Vss VCAP TMS/PWM3H/RP43/RB11 TCK/PWM3L/RP44/RB12 PWM2H/RP45/RB13 PWM2L/RP46/RB14 PWM1H/RA4


Legend: Shaded pins are up to 5 VDC tolerant.

Note: RPn represents remappable peripheral functions. See Table 10-1 and Table 10-2 for the complete list of remappable sources.

Pin Diagrams (Continued)

28-Pin UQFN 4x4 mm, 28-Pin UQFN 6x6 mm, 28-Pin QFN-S 6x6 mm

= Pins are up to 5V tolerant



PIN FUNCTION DESCRIPTIONS

Pin	Pin Function	Pin	Pin Function
1	AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2	15	PGEC1/AN11/SDA1/ RP39 /RB7
2	AN3/PGA2P3/CMP1D/ CMP28/RP32/RB0	16	Vss
3	AN4/CMP2C/RP41/RB9	17	VCAP
4	AN5/CMP2D/RP42/RB10	18	TMS/PWM3H/ RP43 /RB11
5	Vss	19	TCK/PWM3L/ RP44 /RB12
6	OSC1/CLKI/AN6/RP33/RB1	20	PWM2H/ RP45 /RB13
7	OSC2/CLKO/AN7/PGA1N2/RP34/RB2	21	PWM2L/ RP46 /RB14
8	PGED2/AN8/INT0/RP35/RB3	22	PWM1H/RA4
9	PGEC2/ADTRG31/ RP36 /RB4	23	PWM1L/RA3
10	VDD	24	AVss
11	PGED3/ RP40 /RB8	25	AVDD
12	PGEC3/ RP47 /RB15	26	MCLR
13	TDO/AN9/PGA2N2/RP37/RB5	27	AN0/PGA1P1/CMP1A/RA0
14	PGED1/TDI/AN10/SCL1/RP38/RB6	28	AN1/PGA1P2/PGA2P1/CMP1B/RA1

Legend: Shaded pins are up to 5 VDC tolerant.

Note: RPn represents remappable peripheral functions. See Table 10-1 and Table 10-2 for the complete list of remappable sources.

Table of Contents

1.0	Device Overview	7
2.0	Guidelines for Getting Started with 16-Bit Digital Signal Controllers	
3.0	CPU	
4.0	Memory Organization	
5.0	Flash Program Memory	
6.0	Resets	
7.0	Interrupt Controller	71
8.0	Oscillator Configuration	
9.0	Power-Saving Features	
10.0	I/O Ports	
11.0	Timer1	
12.0	Timer2/3	
13.0	Input Capture	
14.0	Output Compare	
15.0	High-Speed PWM	
16.0		
17.0	Inter-Integrated Circuit™ (I ² C™)	
18.0	Universal Asynchronous Receiver Transmitter (UART)	
19.0	······································	
20.0	High-Speed Analog Comparator	
21.0	······································	
22.0	Special Features	
23.0	Instruction Set Summary	
24.0	Development Support	
25.0	Electrical Characteristics	
26.0	Packaging Information	
Appe	endix A: Revision History	
Index	Χ	
The I	Microchip Web Site	
Cust	omer Change Notification Service	
Cust	omer Support	
Prod	uct Identification System	

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS3000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS202 family of devices. It is not intended to be a comprehensive resource. To complement the information in this data sheet, refer to the related section in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This document contains device-specific information for the dsPIC33EPXXGS202 Digital Signal Controller (DSC) devices.

The dsPIC33EPXXGS202 devices contain extensive Digital Signal Processor (DSP) functionality with a high-performance, 16-bit MCU architecture.

Figure 1-1 shows a general block diagram of the core and peripheral modules. Table 1-1 lists the functions of the various pins shown in the pinout diagrams.

FIGURE 1-1: dsPIC33EPXXGS202 FAMILY BLOCK DIAGRAM




TABLE 1-1: PINOUT I/O DESCRIPTIONS

Pin Name	Pin Type	Buffer Type	PPS	Description
AN0-AN11	I	Analog	No	Analog input channels.
CLKI	I	ST/ CMOS	No	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
CLKO	0	—	No	Always associated with OSC2 pin function.
OSC1	I	ST/ CMOS	No	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.
OSC2	I/O	—	No	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
IC1	Ι	ST	Yes	Capture Input 1.
OCFA	Ι	ST	Yes	Compare Fault A input (for compare channels).
OC1	0	—	Yes	Compare Output 1.
INT0	I	ST	No	External Interrupt 0.
INT1	I	ST	Yes	External Interrupt 1.
INT2	I	ST	Yes	External Interrupt 2.
RA0-RA4	I/O	ST	No	PORTA is a bidirectional I/O port.
RB0-RB15	I/O	ST	No	PORTB is a bidirectional I/O port.
T1CK	I	ST	Yes	Timer1 external clock input.
T2CK	I	ST	Yes	Timer2 external clock input.
T3CK	I	ST	Yes	Timer3 external clock input.
U1CTS	I	ST	Yes	UART1 Clear-to-Send.
U1RTS	0	_	Yes	UART1 Request-to-Send.
U1RX	I	ST	Yes	UART1 receive.
U1TX	0		Yes	UART1 transmit.
BCLK1	0	ST	Yes	UART1 IrDA [®] baud clock output.
SCK1	I/O	ST	Yes	Synchronous serial clock input/output for SPI1.
SDI1		ST	Yes	SPI1 data in.
SDO1	0		Yes	SPI1 data out.
SS1	I/O	ST	Yes	SPI1 slave synchronization or frame pulse I/O.
SCL1	I/O	ST	No	Synchronous serial clock input/output for I2C1.
SDA1	I/O	ST	No	Synchronous serial data input/output for I2C1.
TMS		ST	No	JTAG Test mode select pin.
TCK		ST ST	No	JTAG test clock input pin.
TDI TDO	0	51	No No	JTAG test data input pin. JTAG test data output pin.
FLT1-FLT8		ST	Yes	PWM Fault Inputs 1 through 8.
PWM1L-PWM3L		51	No	PWM Fault inputs 1 through 8. PWM Low Outputs 1 through 3.
PWM1H-PWM3H	0 0	_	No	PWM High Outputs 1 through 3.
SYNCI1, SYNCI2	I	ST	Yes	PWM Synchronization Inputs 1 and 2.
SYNCO1, SYNCO2	Ö	_	Yes	PWM Synchronization Outputs 1 and 2.
CMP1A-CMP2A	1	Analog	No	Comparator Channels 1A through 2A inputs.
CMP1B-CMP2B	i	Analog	No	Comparator Channels 1B through 2B inputs.
CMP1C-CMP2C	İ	Analog	No	Comparator Channels 1C through 2C inputs.
CMP1D-CMP2D	I	Analog	No	Comparator Channels 1D through 2D inputs.
Legend: CMOS = C	MOS co	ompatible	input	or output Analog = Analog input P = Power

Legend:CMOS = CMOS compatible input or output
ST = Schmitt Trigger input with CMOS levels
PPS = Peripheral Pin SelectAnalog = Analog input
O = Output
TTL = TTL input bufferP = Power
I = Input

Pin Name	Pin Type	Buffer Type	PPS	Description					
PGA1P1-PGA1P3		Analog	No	PGA1 Positive Inputs 1 through 3.					
PGA1N2	I	Analog	No	PGA1 Negative Input 2.					
PGA2P1-PGA2P3	I	Analog	No	PGA2 Positive Inputs 1 through 3.					
PGA2N2	I	Analog	No	PGA2 Negative Input 2.					
ADTRG31	I	ST	No	External ADC trigger source.					
PGED1 PGEC1 PGED2	I/O I I/O	ST ST ST	No No No	Data I/O pin for Programming/Debugging Communication Channel 1. Clock input pin for Programming/Debugging Communication Channel 1. Data I/O pin for Programming/Debugging Communication Channel 2.					
PGEC2 PGED3 PGEC3	 /O 	ST ST ST	No No No	Clock input pin for Programming/Debugging Communication Channel 2. Data I/O pin for Programming/Debugging Communication Channel 3. Clock input pin for Programming/Debugging Communication Channel 3.					
MCLR	I/P	ST	No	Master Clear (Reset) input. This pin is an active-low Reset to the device					
AVDD	Р	Р	No	Positive supply for analog modules. This pin must be connected at all times.					
AVss	Р	Р	No	Ground reference for analog modules. This pin must be connected at all times.					
Vdd	Р	—	No	Positive supply for peripheral logic and I/O pins.					
VCAP	Р	—	No	CPU logic filter capacitor connection.					
Vss	Р	_	No	Ground reference for logic and I/O pins.					

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels PPS = Peripheral Pin Select

Analog = Analog input O = Output TTL = TTL input buffer

```
P = Power
I = Input
```

NOTES:

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

2.1 Basic Connection Requirements

Getting started with the dsPIC33EPXXGS202 family requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVss pins regardless if ADC module is not used (see Section 2.2 "Decoupling Capacitors")
- VCAP (see Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used (see Section 2.6 "External Oscillator Pins")


2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended to use ceramic capacitors.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high-frequency noise: If the board is experiencing high-frequency noise, above tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB track inductance.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 CPU Logic Filter Capacitor Connection (VCAP)

A low-ESR (<1 Ohms) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD and must have a capacitor greater than 4.7 μ F (10 μ F is recommended), 16V connected to ground. The type can be ceramic or tantalum. See **Section 25.0 "Electrical Characteristics"** for additional information.

The placement of this capacitor should be close to the VCAP pin. It is recommended that the trace length not exceeds one-quarter inch (6 mm). See Section 22.4 "On-Chip Voltage Regulator" for details.

2.4 Master Clear (MCLR) Pin


The MCLR pin provides two specific device functions:

- Device Reset
- Device Programming and Debugging.

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the \overline{MCLR} pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor, C, be isolated from the MCLR pin during programming and debugging operations.

Place the components as shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.



2.5 ICSP Pins

The PGECx and PGEDx pins are used for ICSP and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin Voltage Input High (VIH) and Voltage Input Low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] PICkit[™] 3, MPLAB ICD 3 or MPLAB REAL ICE[™].

For more information on MPLAB ICD 2, MPLAB ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.


- "Using MPLAB[®] ICD 3" (poster) DS51765
- "Multi-Tool Design Advisory" DS51764
- "MPLAB[®] REAL ICE™ In-Circuit Emulator User's Guide" DS51616
- "Using MPLAB[®] REAL ICE™ In-Circuit Emulator" (poster) DS51749

2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator. For details, see **Section 8.0 "Oscillator Configuration"** for details.

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.

FIGURE 2-3: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to 3 MHz < FIN < 5.5 MHz to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration Word.

2.8 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic-low state.


Alternatively, connect a 1k to 10k resistor between Vss and unused pins and drive the output to logic low.

FIGURE 2-4: INTERLEAVED PFC

2.9 Targeted Applications

- Power Factor Correction (PFC)
 - Interleaved PFC
 - Critical Conduction PFC
 - Bridgeless PFC
- DC/DC Converters
 - Buck, Boost, Forward, Flyback, Push-Pull
 - Half/Full-Bridge
 - Phase-Shift Full-Bridge
- Resonant Converters
- DC/AC
 - Half/Full-Bridge Inverter
 - Resonant Inverter

Examples of typical application connections are shown in Figure 2-4 through Figure 2-6.







FIGURE 2-6: OFF-LINE UPS



3.0 CPU

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "CPU" (DS70359) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXGS202 CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for Digital Signal Processing (DSP). The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space.

An instruction prefetch mechanism helps maintain throughput and provides predictable execution. Most instructions execute in a single-cycle effective execution rate, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction, PSV accesses and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

3.1 Registers

The dsPIC33EPXXGS202 devices have sixteen, 16-bit Working registers in the programmer's model. Each of the Working registers can act as a data, address or address offset register. The 16th Working register (W15) operates as a Software Stack Pointer for interrupts and calls.

In addition, the dsPIC33EPXXGS202 devices include two alternate Working register sets which consist of W0 through W14. The alternate registers can be made persistent to help reduce the saving and restoring of register content during Interrupt Service Routines (ISRs). The alternate Working registers can be assigned to a specific Interrupt Priority Level (IPL1 through IPL6) by configuring the CTXTx<2:0> bits in the FALTREG Configuration register. The alternate Working registers can also be accessed manually by using the CTXTSWP instruction. The CCTXI<2:0> and MCTXI<2:0> bits in the CTXTSTAT register can be used to identify the current and most recent, manually selected Working register sets.

3.2 Instruction Set

The instruction set for dsPIC33EPXXGS202 devices has two classes of instructions: the MCU class of instructions and the DSP class of instructions. These two instruction classes are seamlessly integrated into the architecture and execute from a single execution unit. The instruction set includes many addressing modes and was designed for optimum C compiler efficiency.

3.3 Data Space Addressing

The base Data Space (DS) can be addressed as 1K word or 2 Kbytes and is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear Data Space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y Data Space boundary is device-specific.

The upper 32 Kbytes of the Data Space memory map can optionally be mapped into Program Space (PS) at any 16K program word boundary. The program-to-Data Space mapping feature, known as Program Space Visibility (PSV), lets any instruction access Program Space as if it were Data Space. Refer to "**Data Memory**" (DS70595) in the "*dsPlC33/PlC24 Family Reference Manual*" for more details on PSV and table accesses.

On dsPIC33EPXXGS202 devices, overhead-free circular buffers (Modulo Addressing) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. The X AGU Circular Addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data re-ordering for radix-2 FFT algorithms.


3.4 Addressing Modes

The CPU supports these addressing modes:

- Inherent (no operand)
- Relative
- Literal
- Memory Direct
- Register Direct
- Register Indirect

Each instruction is associated with a predefined addressing mode group, depending upon its functional requirements. As many as six addressing modes are supported for each instruction.

FIGURE 3-1: dsPIC33EPXXGS202 CPU BLOCK DIAGRAM



3.5 **Programmer's Model**

The programmer's model for the dsPIC33EPXXGS202 family is shown in Figure 3-2. All registers in the programmer's model are memory-mapped and can be manipulated directly by instructions. Table 3-1 lists a description of each register.

In addition to the registers contained in the programmer's model, the dsPIC33EPXXGS202 devices contain control registers for Modulo Addressing, Bit-Reversed Addressing and interrupts. These registers are described in subsequent sections of this document.

All registers associated with the programmer's model are memory-mapped, as shown in Table 3-1.


TABLE 3-1:	PROGRAMMER'S MODEL REGISTER DESCRIPTIONS

Register(s) Name	Description
W0 through W15 ⁽¹⁾	Working Register Array
W0 through W14 ⁽¹⁾	Alternate 1 Working Register Array
W0 through W14 ⁽¹⁾	Alternate 2 Working Register Array
ACCA, ACCB	40-Bit DSP Accumulators
PC	23-Bit Program Counter
SR	ALU and DSP Engine STATUS Register
SPLIM	Stack Pointer Limit Value Register
TBLPAG	Table Memory Page Address Register
DSRPAG	Extended Data Space (EDS) Read Page Register
RCOUNT	REPEAT Loop Counter Register
DCOUNT	DO Loop Counter Register
DOSTARTH ⁽²⁾ , DOSTARTL ⁽²⁾	DO Loop Start Address Register (High and Low)
DOENDH, DOENDL	DO Loop End Address Register (High and Low)
CORCON	Contains DSP Engine, DO Loop Control and Trap Status bits

Note 1: Memory-mapped W0 through W14 represents the value of the register in the currently active CPU context.

2: The DOSTARTH and DOSTARTL registers are read-only.

FIGURE 3-2: PROGRAMMER'S MODEL



3.6 CPU Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

3.6.1 KEY RESOURCES

- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

3.7 CPU Control Registers

REGISTER 3-1: SR: CPU STATUS REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/C-0	R/C-0	R-0	R/W-0				
OA	OB	SA ⁽³⁾	SB ⁽³⁾	OAB	SAB	DA	DC				
bit 15							bit 8				
R/W-0 ⁽²⁾	R/W-0 ⁽²⁾	R/W-0 ⁽²⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0				
IPL2 ⁽¹⁾	IPL1 ⁽¹⁾	IPL0 ⁽¹⁾	R-U RA	R/W-0	R/W-U OV	R/W-0	R/W-0				
bit 7	IFLI''	IFLU ⁽⁾	NA	IN	00	2	bit (
Legend:		C = Clearable	bit								
R = Readabl	e bit	W = Writable bit U = Unimplemented bit, read as '0'									
-n = Value at	POR	'1'= Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
			o								
bit 15		lator A Overflow									
		ator A has overf ator A has not o									
bit 14		lator B Overflov									
	1 = Accumulator B has overflowed										
	0 = Accumula	ator B has not o	verflowed								
bit 13		A: Accumulator A Saturation 'Sticky' Status bit ⁽³⁾									
		ator A is saturat ator A is not sat		en saturated at	some time						
bit 12	SB: Accumul	Accumulator B Saturation 'Sticky' Status bit ⁽³⁾									
		ator B is saturat ator B is not sat		en saturated at	some time						
bit 11	0ab: 0a 0	OA OB Combined Accumulator Overflow Status bit									
		ators A or B hav									
bit 10	SAB: SA S	B Combined Ac	cumulator 'St	ticky' Status bit							
		ators A or B are Accumulator A o			urated at some	e time					
bit 9	DA: DO Loop	Active bit									
	1 = DO loop i										
	•	ot in progress									
bit 8		U Half Carry/Bo									
		out from the 4th sult occurred	low-order bit (for byte-sized d	lata) or 8th low-	order bit (for wo	ord-sized data				
	0 = No carry	-out from the 4 the result occur		oit (for byte-size	ed data) or 8th	low-order bit (for word-size				
Le	ne IPL<2:0> bits evel. The value in PL<3> = 1.										
						\					

2: The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.

3: A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using bit operations.

REGISTER 3-1: SR: CPU STATUS REGISTER (CONTINUED)

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ^(1,2)
DIL 7-5	<pre>111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)</pre>
bit 4	RA: REPEAT Loop Active bit
	1 = REPEAT loop is in progress 0 = REPEAT loop is not in progress
bit 3	N: MCU ALU Negative bit
	 1 = Result was negative 0 = Result was non-negative (zero or positive)
bit 2	OV: MCU ALU Overflow bit
	This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred
bit 1	Z: MCU ALU Zero bit
	 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result)
bit 0	C: MCU ALU Carry/Borrow bit
	 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred
Note 1:	The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority

- Inter 1: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL, if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
 - 2: The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.
 - **3:** A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using bit operations.

CORCON: CORE CONTROL REGISTER

REGISTER 3-2:

REGISTER							
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0
VAR		US1	US0	EDT ⁽¹⁾	DL2	DL1	DL0
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	SFA	RND	IF
bit 7							bit (
Legend:		C = Clearabl	o hit				
R = Readable	o hit	W = Writable		LI – Unimplo	mented bit, rea	d ac '0'	
-n = Value at		'1' = Bit is se		$0^{\circ} = \text{Bit is cle}$			0.000
	PUR	I = DILIS SE	l		areu	x = Bit is unkr	IOWIT
bit 15			ocessing Later essing is enab	•			
			sing is enabled				
bit 14	Unimplemen	ted: Read as	'0'				
bit 13-12	US<1:0>: DS	P Multiply Uns	signed/Signed	Control bits			
	01 = DSP en			n			
bit 11		. .	0	it(1)			
	EDT: Early DO Loop Termination Control bit ⁽¹⁾ 1 = Terminates executing DO loop at the end of current loop iteration 0 = No effect 						
bit 10-8	DL<2:0>: DO	Loop Nesting	Level Status b	its			
	111 = 7 do lo	oops are active					
	•						
	•						
	001 = 1 DO IO 000 = 0 DO IO	oop is active					
bit 7		Saturation En					
		ator A saturation ator A saturation					
bit 6	SATB: ACCB	Saturation Er	able bit				
		ator B saturation ator B saturation					
bit 5	SATDW: Data	a Space Write	from DSP Eng	ine Saturation	Enable bit		
			ation is enabled				
bit 4	ACCSAT: Acc	cumulator Satu	uration Mode S	Select bit			
		ration (super s ration (normal					
bit 3	IPL3: CPU In	terrupt Priority	Level Status b	oit 3 ⁽²⁾			
			evel is greater evel is 7 or les				
Note 1: Th	nis bit is always r	ead as '0'.					
• TI							

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

REGISTER 3-2: CORCON: CORE CONTROL REGISTER (CONTINUED)

bit 2	 SFA: Stack Frame Active Status bit 1 = Stack frame is active; W14 and W15 address of 0x0000 to 0xFFFF, regardless of DSRPAG 0 = Stack frame is not active; W14 and W15 address of Base Data Space
bit 1	RND: Rounding Mode Select bit
	1 = Biased (conventional) rounding is enabled0 = Unbiased (convergent) rounding is enabled
bit 0	IF: Integer or Fractional Multiplier Mode Select bit
	 1 = Integer mode is enabled for DSP multiply 0 = Fractional mode is enabled for DSP multiply
Note 1:	This bit is always read as '0'.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

REGISTER 3-3: CTXTSTAT: CPU W REGISTER CONTEXT STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0			
—	—	—	—	—	CCTXI2	CCTXI1	CCTXI0			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0			
—	—	—	—	—	MCTXI2	MCTXI1	MCTXI0			
bit 7							bit 0			
Legend:										
R = Readable b	oit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown				

bit 15-11	Unimplemented: Read as '0'
bit 10-8	CCTXI<2:0>: Current (W Register) Context Identifier bits
	111 = Reserved
	•
	•
	•
	011 = Reserved
	010 = Alternate Working Register Set 2 is currently in use
	001 = Alternate Working Register Set 1 is currently in use
	000 = Default register set is currently in use
bit 7-3	Unimplemented: Read as '0'
bit 2-0	MCTXI<2:0>: Manual (W Register) Context Identifier bits
	111 = Reserved
	•
	•
	•
	011 = Reserved
	010 = Alternate Working Register Set 2 was most recently manually selected
	001 = Alternate Working Register Set 1 was most recently manually selected
	000 = Default register set was most recently manually selected

3.8 Arithmetic Logic Unit (ALU)

The dsPIC33EPXXGS202 family ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157) for information on the SR bits affected by each instruction.

The core CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

3.8.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier, the ALU supports unsigned, signed, or mixed-sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit signed x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

3.8.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. Sixteen-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.9 DSP Engine

The DSP engine consists of a high-speed 17-bit x 17-bit multiplier, a 40-bit barrel shifter and a 40-bit adder/ subtracter (with two target accumulators, round and saturation logic).

The DSP engine can also perform inherent accumulatorto-accumulator operations that require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has options selected through bits in the CPU Core Control register (CORCON), as listed below:

- Fractional or Integer DSP Multiply (IF)
- Signed, unsigned or mixed-sign DSP multiply (USx)
- Conventional or Convergent Rounding (RND)
- Automatic Saturation On/Off for ACCA (SATA)
- Automatic Saturation On/Off for ACCB (SATB)
- Automatic Saturation On/Off for Writes to Data Memory (SATDW)
- Accumulator Saturation mode Selection (ACCSAT)

TABLE 3-2:	DSP INSTRUCTIONS
	SUMMARY

Instruction	Algebraic Operation	ACC Write Back
CLR	A = 0	Yes
ED	$A = (x - y)^2$	No
EDAC	$A = A + (x - y)^2$	No
MAC	$A = A + (x \bullet y)$	Yes
MAC	$A = A + x^2$	No
MOVSAC	No change in A	Yes
MPY	$A = x \bullet y$	No
MPY	$A = x^2$	No
MPY.N	$A = -x \bullet y$	No
MSC	$A = A - x \bullet y$	Yes

4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the dsPIC33EPXXGS202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "dsPIC33E/PIC24E Program Memory" (DS70000613) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33EPXXGS202 family architecture features separate program and data memory spaces, and buses. This architecture also allows the direct access of program memory from the Data Space (DS) during code execution.

4.1 Program Address Space

The program address memory space of the dsPIC33EPXXGS202 family devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit PC during program execution, or from table operation or Data Space remapping, as described in Section 4.8 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD operations, which use TBLPAG to permit access to calibration data and Device ID sections of the configuration memory space.

The program memory maps for the dsPIC33EP16/ 32GS202 devices are shown in Figure 4-1 and Figure 4-2.




FIGURE 4-1: PROGRAM MEMORY MAP FOR dsPIC33EP16GS202 DEVICES

FIGURE 4-2: PROGRAM MEMORY MAP FOR dsPIC33EP32GS202 DEVICES

7		GOTO Instruction	0x000000
		Reset Address	0x000002
Ð		Interrupt Vector Table	0x000004 0x0001FE
User Memory Space		User Program Flash Memory (10,944 instructions)	0x000200 0x00577E
Лет		Device Configuration	0x005780
ser N			0x0057FE 0x005800
D		Unimplemented (Read '0's)	
			0x7FFFFE
1		Executive Code Memory	0x800000
			0x800BFE 0x800C00
		Reserved	
			0x800F7E 0x800F80
pace		OTP Memory	0x800FFE
ry S		Reserved	0x801000
emo			0xF9FFFE
Š		Write Latches	0xFA0000
ratio			0xFA0002 0xFA0004
Configuration Memory Space		Reserved	
			0xFEFFFE
		DEVID	0xFF0000 0xFF0002
		Reserved	0xFF0004
_	L		0xFFFFFE

Note: Memory areas are not shown to scale.

4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-3).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented, or decremented, by two during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33EPXXGS202 family devices reserve the addresses between 0x000000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at address, 0x000000, of Flash memory, with the actual address for the start of code at address, 0x000002, of Flash memory.

A more detailed discussion of the Interrupt Vector Tables (IVTs) is provided in **Section 7.1 "Interrupt Vector Table**".




FIGURE 4-3: PROGRAM MEMORY ORGANIZATION

4.2 Data Address Space

The dsPIC33EPXXGS202 family CPU has a separate 16-bit wide data memory space. The Data Space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps are shown in Figure 4-4 through Figure 4-8.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the Data Space. This arrangement gives a base Data Space address range of 64 Kbytes or 32K words.

The lower half of the data memory space (i.e., when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15>=1) is reserved for the Program Space Visibility (PSV).

dsPIC33EPXXGS202 family devices implement up to 12 Kbytes of data memory. If an EA points to a location outside of this area, an all-zero word or byte is returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byteaddressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all Data Space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCU devices and improve Data Space memory usage efficiency, the dsPIC33EPXXGS202 family instruction set supports both word and byte operations. As a consequence of byte accessibility, all Effective Address calculations are internally scaled to step through wordaligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] results in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

A data byte read, reads the complete word that contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel, byte-wide entities with shared (word) address decode, but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the LSB; the MSB is not modified.

A Sign-Extend (SE) instruction is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

4.2.3 SFR SPACE

The first 4 Kbytes of the Near Data Space, from 0x0000 to 0x0FFF, are primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33EPXXGS202 family core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

Note: The actual set of peripheral features and interrupts varies by the device. Refer to the corresponding device tables and pinout diagrams for device-specific information.

4.2.4 NEAR DATA SPACE

The 8-Kbyte area, between 0x0000 and 0x1FFF, is referred to as the Near Data Space. Locations in this space are directly addressable through a 13-bit absolute address field within all memory direct instructions. Additionally, the whole Data Space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a Working register as an Address Pointer.




FIGURE 4-4: DATA MEMORY MAP FOR dsPIC33EP16/32GS202 DEVICES

4.2.5 X AND Y DATA SPACES

The dsPIC33EPXXGS202 core has two Data Spaces, X and Y. These Data Spaces can be considered either separate (for some DSP instructions) or as one unified linear address range (for MCU instructions). The Data Spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms, such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X Data Space is used by all instructions and supports all addressing modes. X Data Space has separate read and write data buses. The X read data bus is the read data path for all instructions that view Data Space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y Data Space is used in concert with the X Data Space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y Data Spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X Data Space.

All data memory writes, including in DSP instructions, view Data Space as combined X and Y address space. The boundary between the X and Y Data Spaces is device-dependent and is not user-programmable.

4.3 Memory Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

4.3.1 KEY RESOURCES

- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

4.4 Special Function Register Maps

TABLE 4-1: CPU CORE REGISTER MAP

IABLE 4	-1.	GFU		EGISTER														
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
W0	0000								W0 (WRE	G)								XXXX
W1	0002								W1									xxxx
W2	0004								W2									xxxx
W3	0006								W3									xxxx
W4	8000								W4									XXXX
W5	000A		W5														XXXX	
W6	000C								W6									XXXX
W7	000E								W7									XXXX
W8	0010								W8									XXXX
W9	0012								W9									XXXX
W10	0014								W10									XXXX
W11	0016								W11									XXXX
W12	0018								W12									XXXX
W13	001A								W13									XXXX
W14	001C								W14									XXXX
W15	001E								W15									XXXX
SPLIM	0020								SPLIM									0000
ACCAL	0022								ACCAL									0000
ACCAH	0024								ACCAH									0000
ACCAU	0026			Sig	n Extension	of ACCA<39)>						ACC	AU				0000
ACCBL	0028								ACCBL									0000
ACCBH	002A								ACCBH									0000
ACCBU	002C			Sig	n Extension	of ACCB<39)>						ACC	BU				0000
PCL	002E							PC	L<15:1>								—	0000
PCH	0030	—	—	-	—	-	—	—	—	—				PCH<6:0>				0000
DSRPAG	0032	—	—	-	—	-	—		I	Extended D	ata Space (EDS) Read	l Page Reg	ister (DSRI	PAG<9:0>)			0001
DSWPAG ⁽¹⁾	0034	4 — — — — — — — Extended Data Space (EDS) Write Page Registe											e Register (I	DSWPAG8	:0>) ⁽¹⁾		0001	
RCOUNT	0036	RCOUNT<15:0>												0000				
DCOUNT	0038						DO	Loop Cour	nt Register (DCOUNT<	15:0>)							0000
DOSTARTL	003A					DO	Loop Start A	ddress Re	gister Low (DOSTARTL	_<15:1>)						—	0000
DOSTARTH	0030	_	_	_	_	_	_	—	—	_	—	DO LOO	p Start Add	dress Regis	ter High (D	OSTARTH	<5:0>)	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The contents of this register should never be modified. The DSWPAG must always point to the first page.

IABLE 4	-1.	CPU		EGISIER	K MAP (C		(עבע											
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DOENDL	003E					D	o Loop End	Address Re	gister Low	(DOENDL<	:15:1>)						_	0000
DOENDH	0040	_	_	_	_	_	_	_	_	_	_	DO LO	oop End Ad	dress Regi	ster High (I	DOENDH<	5:0>)	0000
SR	0042	OA	OB	SA	SB	OAB	SAB	DA	DC	IPL2	IPL1	IPL0	RA	Ν	OV	Z	С	0000
CORCON	0044	VAR	_	US1	US0	EDT	DL2	DL1	DL0	SATA	SATB	SATDW	ACCSAT	IPL3	SFA	RND	IF	0020
MODCON	0046	XMODEN	YMODEN	_	_	BWM3	BWM2	BWM1	BWM0	YWM3	YWM2	YWM1	YWM0	XWM3	XWM2	XWM1	XWM0	0000
XMODSRT	0048						X Mode Star	t Address F	Register (XN	10DSRT<1	5:1>)						_	0000
XMODEND	004A						X Mode End	I Address R	egister (XN	IODEND<1	5:1>)						_	0001
YMODSRT	004C						Y Mode Star	t Address F	Register (YN	10DSRT<1	5:1>)						_	0000
YMODEND	004E						Y Mode End	I Address R	egister (YN	IODEND<1	5:1>)						_	0001
XBREV	0050	BREN							XBRE	V<14:0>								0000
DISICNT	0052	_	_							DISICNT<1	3:0>							0000
TBLPAG	0054	_	—	—	—	—	—	_	—				TBLPAC	G<7:0>				0000
CTXTSTAT	005A	_													MCTXI0	0000		

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The contents of this register should never be modified. The DSWPAG must always point to the first page.

TABLE 4-2: INTERRUPT CONTROLLER REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IFS0	0800	NVMIF	_	ADCIF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	_	_	_	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0802	_	_	INT2IF	_	_	_	_	_	_	_	_	INT1IF	CNIF	AC1IF	MI2C1IF	SI2C1IF	0000
IFS3	0806	_	_	_	_	_	_	PSEMIF	_	_	_	_	_	_	_	_	_	0000
IFS4	0808	_	_	_	_	_	_	PSESIF	_	—	_	_	_	_	_	U1EIF	_	0000
IFS5	080A	PWM2IF	PWM1IF	—	_	—	_	_	-		—	_	_	_	—	_	_	0000
IFS6	080C	ADCAN1IF	ADCAN0IF	_	_	_	_	_	_	AC2IF	_	_	—	_	_	_	PWM3IF	0000
IFS7	080E	_	—	_	_	_	_	_	_		_	ADCAN7IF	ADCAN6IF	ADCAN5IF	ADCAN4IF	ADCAN3IF	ADCAN2IF	0000
IFS9	0812	_	—	ADCAN14IF	_	—	ADCAN11IF	ADCAN10IF	ADCAN9IF	ADCAN8IF	—	—	_	—	—	_	—	0000
IFS10	0814	_	—	I2C1BCIF	_	—	—	_	_	—	—	_	_	_	—	_	_	0000
IFS11	0816	_	_	—	_	_	_	_	_	_	_	_	_	ADFL0IF	ADCMP1IF	ADCMP0IF	_	0000
IEC0	0820	NVMIE	_	ADCIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	_	_	_	T1IE	OC1IE	IC1IE	INTOIE	0000
IEC1	0822	—	—	INT2IE	_	—	_	_	_	—	—	_	INT1IE	CNIE	AC1IF	MI2C1IE	SI2C1IE	0000
IEC3	0826	_	_	—	_	_	_	PSEMIE	_	_	_	_	_	_	_	_	_	0000
IEC4	0828	_	_	_	_	_	_	PSESIE	_	_	_	_	_	_	—	U1EIE	_	0000
IEC5	082A	PWM2IE	PWM1IE	_	_	_	_	_	_	_	_	_	_	_	—	_	_	0000
IEC6	082C	ADCAN1IE	ADCAN0IE	_	-	_	-	_	AC3IE	AC2IE	_	_	_	_	_	_	PWM3IE	0000
IEC7	082E	_	_	_	_	_	_	_	_	_	_	ADCAN7IE	ADCAN6IE	ADCAN5IE	ADCAN4IE	ADCAN3IE	ADCAN2IE	0000
IEC9	0832	_	_	ADCAN14IE	_	_	ADCAN11IE	ADCAN10IE	ADCAN9IE	ADCAN8IE	_	_	_	_	—	_	_	0000
IEC10	0834	_	_	I2C1BCIE	-	_	-	_	_	_	_	_	_	_	_	_	_	0000
IEC11	0836	_	_	_	-	_	_	_	_	_	_	_	_	ADFL0IE	ADCMP1IE	ADCMP0IE	_	0000
IPC0	0840	_	T1IP2	T1IP1	T1IP0	_	OC1IP2	OC1IP1	OC1IP0	_	IC1IP2	IC1IP1	IC1IP0	_	INT0IP2	INT0IP1	INT0IP0	4444
IPC1	0842	_	T2IP2	T2IP1	T2IP0	_	-	_		—	_	_	_	—	—	_	_	4000
IPC2	0844	_	U1RXIP2	U1RXIP1	U1RXIP0	_	SPI1IP2	SPI1IP1	SPI1IP0	_	SPI1EIP2	SPI1EIP1	SPI1EIP0	_	T3IP2	T3IP1	T3IP0	4444
IPC3	0846	_	NVMIP2	NVMIP1	NVMIP0	_	_	_	_	_	ADCIP2	ADCIP1	ADCIP0	_	U1TXIP2	U1TXIP1	U1TXIP0	4044
IPC4	0848	_	CNIP2	CNIP1	CNIP0	_	AC1IP2	AC1IP1	AC1IP0	_	MI2C1IP2	MI2C1IP1	MI2C1IP0	_	SI2C1IP2	SI2C1IP1	SI2C1IP0	4444
IPC5	084A	_	_	—	_	_	_	_		—	_	_	_	—	INT1IP2	INT1IP1	INT1IP0	0004
IPC7	084E	_	_	_	_	_	—	_		_	INT2IP2	INT2IP1	INT2IP0	—	_	_	_	0040
IPC14	085C	_	_	_	-	_	_	_	_	_	PSEMIP2	PSEMIP1	PSEMIP0	_	_	_	_	0040

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

IABL	ABLE 4-2: INTERRUPT CONTROLLER REGISTER MAP (CONTINUED)																	
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IPC16	0860	_	_	_	_	—	_	_	_	—	U1EIP2	U1EIP1	U1EIP0	_	_	_	_	0040
IPC18	0864	_	_	_	_	_	_	_	_	_	PSESIP2	PSESIP1	PSESIP0	_	_	_	_	0040
IPC23	086E	_	PWM2IP2	PWM2IP1	PWM2IP0	_	PWM1IP2	PWM1IP1	PWM1IP0	_	_	_	_	_	_	_	—	4400
IPC24	0870	_	_	_	_	_	_	_	_	—	_	_	_	_	PWM3IP2	PWM3IP1	PWM3IP0	0004
IPC25	0872		AC2IP2	AC2IP1	AC2IP0	_	_	_	_	_	_	_	_	-	_	_	_	4000
IPC27	0876	_	ADCAN1IP2	ADCAN1IP1	ADCAN1IP0	_	ADCAN0IP2	ADCAN0IP1	ADCAN0IP0	—	_	_	_	_	_	_	_	4400
IPC28	0878		ADCAN5IP2	ADCAN5IP1	ADCAN5IP0	_	ADCAN4IP2	ADCAN4IP1	ADCAN4IP0	_	ADCAN3IP2	ADCAN3IP1	ADCAN3IP0	-	ADCAN2IP2	ADCAN2IP1	ADCAN2IP0	4444
IPC29	087A		_	_	_	_	_	_	_	_	ADCAN7IP2	ADCAN7IP1	ADCAN7IP0	-	ADCAN6IP2	ADCAN6IP1	ADCAN6IP0	0044
IPC35	0886	-	JTAGIP2	JTAGIP1	JTAGIP0	—	ICDIP2	ICDIP1	ICDIP0	_	_	_	_	_	_	_	—	4400
IPC37	088A		ADCAN8IP2	ADCAN8IP1	ADCAN8IP0	-	-	-	-	_	-	_	-	_	_	-	—	4000
IPC38	088C		_	_	_	_	ADCAN11IP2	ADCAN11IP1	ADCAN11IP0	_	ADCAN10IP2	ADCAN10IP1	ADCAN10IP0	-	ADCAN9IP2	ADCAN9IP1	ADCAN9IP0	0444
IPC39	088E	-	_	_	_	—	_	_	_	_	ADCAN14IP2	ADCAN14IP1	ADCAN14IP0	_	_	_	—	0040
IPC43	0896		_	-	-	_	-	-	-	_	I2C1BCIP2	I2C1BCIP1	I2C1BCIP0	-	—	-	—	0040
IPC44	0898		ADFL0IP2	ADFL0IP1	ADFL0IP0	_	ADCMP1IP2	ADCMP1IP1	ADCMP1IP0	_	ADCMP1IP2	ADCMP1IP1	ADCMP1IP0	-	_	_	_	4440
INTCON1	08C0	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	_	MATHERR	ADDRERR	STKERR	OSCFAIL	—	0000
INTCON2	08C2	GIE	DISI	SWTRAP	_		-	-	AIVTEN	_		_	_	_	INT2EP	INT1EP	INT0EP	8000
INTCON3	08C4	_	_	_	_	_	_	_	NAE	—	_	_	DOOVR	_	_	_	APLL	0000
INTCON4	08C6	_	_	_	_		-	-	_	_	_	_	-	_	_	_	SGHT	0000
INTTREG	08C8	_	_	_	_	ILR3	ILR2	ILR1	ILR0	VECNUM7	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0	0000

TABLE 4-2: INTERRUPT CONTROLLER REGISTER MAP (CONTINUED)

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

dsPIC33EPXXGS202 FAMILY

TABLE 4-3: TIMER1 THROUGH TIMER3 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Register								XXXX
PR1	0102								Period R	Register 1								FFFF
T1CON	0104	TON		TSIDL		—	_			_	TGATE	TCKPS1	TCKPS0	—	TSYNC	TCS	—	0000
TMR2	0106								Timer2	Register								XXXX
TMR3HLD	0108						Time	r3 Holding F	Register (for	32-bit time	r operations	only)						XXXX
TMR3	010A								Timer3	Register								XXXX
PR2	010C								Period R	Register 2								FFFF
PR3	010E								Period R	Register 3								FFFF
T2CON	0110	TON		TSIDL		—	_			_	TGATE	TCKPS1	TCKPS0	T32	_	TCS	—	0000
T3CON	0112	TON		TSIDL		—	_			_	TGATE	TCKPS1	TCKPS0	—	_	TCS	—	0000

Legend: x = unknown value on Reset; --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-4: INPUT CAPTURE 1 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1CON1	0140			ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	—			ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC1CON2	0142		_	_	_	-	_		_	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC1BUF	0144								Input Ca	pture 1 Bu	ffer Register							XXXX
IC1TMR	0146								Input Ca	pture 1 Tir	ner Register							0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-5: OUTPUT COMPARE 1 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1CON1	0900	_	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	_	_	ENFLTA	_	_	OCFLTA	TRIGMODE	OCM2	OCM1	OCM0	0000
OC1CON2	0902	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	_	_	_	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC1RS	0904							0	utput Com	pare 1 Seco	ondary Regis	ter						XXXX
OC1R	0906								Output	Compare 1	Register							XXXX
OC1TMR	0908								Time	er Value 1 R	egister							XXXX

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-6: PWM REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PTCON	0C00	PTEN	—	PTSIDL	SESTAT	SEIEN	EIPU	SYNCPOL	SYNCOEN	SYNCEN	SYNCSRC2	SYNCSRC1	SYNCSRC0	SEVTPS3	SEVTPS2	SEVTPS1	SEVTPS0	0000
PTCON2	0C02	—	_	_	—	_	_	_	_	_	_	—	_	_	P	CLKDIV<2:0	>	0000
PTPER	0C04							PWMx Pri	mary Master T	ïme Base Per	iod Register (F	PTPER<15:0>)					FFF8
SEVTCMP	0C06		PWMx Primary Master Time Base Period Register (PTPER<15:0>) PWMx Special Event Compare Register (SEVTCMP12:0>) MB0.15.0														0000	
MDC	0C0A																	0000
STCON	0C0E	_	_	_	SESTAT	SEIEN	EIPU	SYNCPOL	SYNCOEN	SYNCEN	SYNCSRC2	SYNCSRC1	SYNCSRC0	SEVTPS3	SEVTPS2	SEVTPS1	SEVTPS0	0000
STCON2	0C10	_	_	_	_	-	-	_	_	_	_	_	_	_	P	CLKDIV<2:0	>	0000
STPER	0C12							PWMx Seco	ondary Master	Time Base P	eriod Register	(STPER<15:0	>)					FFF8
SSEVTCMP	0C14					PV	VMx Spec	cial Event Con	npare Register	(SSEVTCMF	P<12:0>)				_	_	_	0000
CHOP	0C1A	CHPCLKEN		_	_	_	_	CHOPCLK6	CHOPCLK5	CHOPCLK4	CHOPCLK3	CHOPCLK2	CHOPCLK1	CHOPCLK0	_	—	_	0000
PWMKEY	0C1E							PWMx Prot	ection Lock/Ur	nlock Key Valu	e Register (P	WMKEY<15:0	>)					0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-7: PWM GENERATOR 1 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON1	0C20	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC1	DTC0	—		MTBS	CAM	XPRES	IUE	0000
IOCON1	0C22	PENH	PENL	POLH	POLL	PMOD1	PMOD0	OVRENH	OVRENL	OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC	C000
FCLCON1	0C24	IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL	CLMOD	FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL	FLTMOD1	FLTMOD0	0000
PDC1	0C26							PWMx Gen	erator 1 Duty C	Cycle Registe	er (PDC1<15	:0>)						0000
PHASE1	0C28					PWMx Pha	ase-Shift Value	or Independer	nt Time Base P	eriod for the	PWMx Gene	rator Register	(PHASE1<1	ō:0>)				0000
DTR1	0C2A	—	- - DTR1<13:0> - - ALTDTR1<13:0>															0000
ALTDTR1	0C2C																	0000
SDC1	0C2E								SDC ²	1<15:0>								0000
SPHASE1	0C30								SPHAS	E1<15:0>								0000
TRIG1	0C32							TRGCMP<12	2:0>						_	_	_	0000
TRGCON1	0C34	TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0	_	_	_		DTM	_	TRGSTRT5	TRGSTRT4	TRGSTRT3	TRGSTRT2	TRGSTRT1	TRGSTRT0	0000
STRIG1	0C36							STRGCMP<1	2:0>						_	_	_	0000
PWMCAP1	0C38							PWMCAP<1	2:0>						_	_	_	0000
LEBCON1	0C3A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	_		—	_	BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000
LEBDLY1	0C3C	_	_	_					L	.EB<8:0>					_		_	0000
AUXCON1	0C3E	HRPDIS														0000		

TABLE 4-8: PWM GENERATOR 2 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON2	0C40	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC1	DTC0	—	—	MTBS	CAM	XPRES	IUE	0000
IOCON2	0C42	PENH	PENL	POLH	POLL	PMOD1	PMOD0	OVRENH	OVRENL	OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC	C000
FCLCON2	0C44	IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL	CLMOD	FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL	FLTMOD1	FLTMOD0	0000
PDC2	0C46							PWMx Gen	erator 2 Duty C	ycle Registe	er (PDC2<15	:0>)						0000
PHASE2	0C48			PWMx Phase-Shift Value or Independent Time Base Period for the PWMx Generator Register (PHASE2<15:0>) DTR2<13:0>														0000
DTR2	0C4A	_	_		DTR2<13:0>													
ALTDTR2	0C4C	_	_		DTR2<13:0> ALTDTR2<13:0>													
SDC2	0C4E								SDC2	2<15:0>								0000
SPHASE2	0C50								SPHAS	E2<15:0>								0000
TRIG2	0C52							TRGCMP<12	2:0>						_	—	_	0000
TRGCON2	0C54	TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0		_	_	—	DTM	—	TRGSTRT5	TRGSTRT4	TRGSTRT3	TRGSTRT2	TRGSTRT1	TRGSTRT0	0000
STRIG2	0C56							STRGCMP<1	2:0>						_	_	_	0000
PWMCAP2	0C58							PWMCAP<12	2:0>						_	—	_	0000
LEBCON2	0C5A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	—	—	—	—	BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000
LEBDLY2	0C5C	_		_	_				L	EB<8:0>	•					—		0000
AUXCON2	0C5E	HRPDIS	HRDDIS		_	BLANKSEL3	BLANKSEL2	BLANKSEL1	BLANKSEL0	_	_	CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLEN	0000

TABLE 4-9: **PWM GENERATOR 3 REGISTER MAP**

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON3	0C60	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC1	DTC0	—		MTBS	CAM	XPRES	IUE	0000
IOCON3	0C62	PENH	PENL	POLH	POLL	PMOD1	PMOD0	OVRENH	OVRENL	OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC	C000
FCLCON3	0C64	IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL	CLMOD	FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL	FLTMOD1	FLTMOD0	0000
PDC3	0C66							PWMx Genera	ator 3 Duty Cyc	le Value Reg	ister (PDC3«	<15:0>)						0000
PHASE3	0C68					PWMx Ph	ase-Shift Value	or Independer	nt Time Base P	eriod for the	PWMx Gene	erator Register	(PHASE3<15	:0>)				0000
DTR3	0C6A																0000	
ALTDTR3	0C6C	_															0000	
SDC3	0C6E								SDC	3<15:0>								0000
SPHASE3	0C70								SPHAS	SE3<15:0>								0000
TRIG3	0C72							TRGCMP<1	2:0>						—	_	_	0000
TRGCON3	0C74	TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0	_	_	_		DTM		TRGSTRT5	TRGSTRT4	TRGSTRT3	TRGSTRT2	TRGSTRT1	TRGSTRT0	0000
STRIG3	0C76							STRGCMP<1	12:0>						_	_	_	0000
PWMCAP3	0C78							PWMCAP<1	2:0>						—	_	_	0000
LEBCON3	0C7A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	—		—	_	BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000
LEBDLY3	0C7C	_	_	_	_		LEB<8:0> 0											
AUXCON3	0C7E	HRPDIS	HRDDIS	_	_	BLANKSEL3 BLANKSEL2 BLANKSEL1 BLANKSEL0 - CHOPSEL3 CHOPSEL2 CHOPSEL1 CHOPSEL0 CHOPHEN CHOPLEN 00											0000	

TABLE 4-10: I2C1 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C1CONL	0200	I2CEN	_	I2CSIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C1CONH	0202	—	_		_	_	—	—	_	—	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000
I2C1STAT	0204	ACKSTAT	TRSTAT	ACKTIM		_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000
I2C1ADD	0206	_	_	_		_	_					I2C1 Addr	ess Registe	r				0000
I2C1MSK	0208	_	_	_		_	_				Ľ	2C1 Address	s Mask Regi	ster				0000
I2C1BRG	020A							E	Baud Rate	Generator F	Register							0000
I2C1TRN	020C	_	_	_		_	_										OOFF	
I2C1RCV	020E	—	_	_	_	_	_	—	_				I2C1 Recei	ve Register				0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-11: UART1 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	_	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	_	_	_	_	_	_	_				UART1 1	ransmit Re	gister				XXXX
U1RXREG	0226	_	_	—	_	—	_	_				UART1 F	Receive Re	gister				0000
U1BRG	0228							Baud Rate	Generat	or Prescaler	Register							0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-12: SPI1 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	—	SPISIDL		_	SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI1CON ²	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI1CON2	2 0244	FRMEN	SPIFSD	FRMPOL		_		—	—	—	—	—	_	_	—	FRMDLY	SPIBEN	0000
SPI1BUF	0248							SPI1 Tra	nsmit and R	eceive Buff	fer Registe	r						0000

TABLE 4-13: ADC REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset
ADCON1L	0300	ADON	_	ADSIDL	_	_	_	_	_	_	_	_	_	_	_	_	-	100
ADCON1H	0302	_	_	-	_	_	_	_	_	FORM	SHRRES1	SHRRES0	-	_	_	_	-	006
ADCON2L	0304	REFCIE	REFERCIE	_	EIEN	_	SHREISEL2	SHREISEL1	SHREISEL0	_	SHRADCS6	SHRADCS5	SHRADCS4	SHRADCS3	SHRADCS2	SHRADCS1	SHRADCS0	000
ADCON2H	0306	REFRDY	REFERR	_	_	_	_	SHRSAMC9	SHRSAMC8	SHRSAMC7	SHRSAMC6	SHRSAMC5	SHRSAMC4	SHRSAMC3	SHRSAMC2	SHRSAMC1	SHRSAMC0	000
ADCON3L	0308	REFSEL2	REFSEL1	REFSEL0	SUSPEND	SUSPCIE	SUSPRDY	SHRSAMP	CNVRTCH	SWLCTRG	SWCTRG	CNVCHSEL5	CNVCHSEL4	CNVCHSEL3	CNVCHSEL2	CNVCHSEL1	CNVCHSEL0	000
ADCON3H	030A	CLKSEL1	CLKSEL0	CLKDIV5	CLKDIV4	CLKDIV3	CLKDIV2	CLKDIV1	CLKDIV0	SHREN	_	_	_	_	_	C1EN	C0EN	000
ADCON4L	030C	_	_	_	_	_	_	SYNCTRG1	SYNCTRG0	_	_	_	_	_	_	SAMC1EN	SAMC0EN	000
ADCON4H	030E	_	_	_	_	_	_	-	_	_	_	—	_	C1CHS1	C1CHS0	C0CHS1	C0CHS0	000
ADMOD0L	0310	_	SIGN7	_	SIGN6	_	SIGN5	_	SIGN4	_	SIGN3	_	SIGN2	DIFF1	SIGN1	DIFF0	SIGN0	000
ADMOD0H	0312	_	_	DIFF14	SIGN14	_	SIGN13	_	SIGN12	_	SIGN11	_	SIGN10	_	SIGN9	_	SIGN8	0000
ADIEL	0320	_	IE14	-	_			•			IE	<11:0					•	0000
ADSTATL	0330	_	AN14RDY	_	_	AN11RDY	AN10RDY	AN9RDY	AN8RDY	AN7RDY	AN6RDY	AN5RDY	AN4RDY	AN3RDY	AN2RDY	AN1RDY	AN0RDY	000
ADCMP0ENL	0338	_	CMPEN14		_						CMPE	N<11:0>					•	000
ADCMP0LO	033C								ADC	CMPLO Regist	er							000
ADCMP0HI	033E								ADC	CMPHI Registe	er							000
ADCMP1ENL	0340	-	CMPEN14	_	_		CMPEN<11:0> 000 ADC CMPLO Register 000											
ADCMP1LO	0344						ADC CMPLO Register 000 ADC CMPHI Register 000											
ADCMP1HI	0346																	
ADFL0DAT	0368																	
ADFL0CON	036A	FLEN	MODE1	MODE0	OVRSAM2	OVRSAM1	OVRSAM0	IE	RDY	_	_	_	FLCHSEL4	FLCHSEL3	FLCHSEL2	FLCHSEL1	FLCHSEL0	0000
ADTRIG0L	0380	_	_	_			TRGSRC1<4:02	>		_	_	_			TRGSRC0<4:0>			0000
ADTRIG0H	0382	_	_	_			TRGSRC3<4:02	>		_	_	—			TRGSRC2<4:0>	,		0000
ADTRIG1L	0384	_	_				TRGSRC5<4:02	>		_	_	_			TRGSRC4<4:0>			0000
ADTRIG1H	0386	_	_	-			TRGSRC7<4:02	>		_	_	—			TRGSRC6<4:0>			0000
ADTRIG2L	0388	_	_	_			TRGSRC9<4:0	>		_	_	_			TRGSRC8<4:0>	•		0000
ADTRIG2H	038A	_	_				TRGSRC11<4:0	>		_	_	_			TRGSRC10<4:0	>		0000
ADTRIG3L	038C	_	_	_			TRGSRC13<4:0)>		_	_	_			TRGSRC12<4:0	>		0000
ADTRIG3H	038E	_	_	_	_ [_	—	—	-	_	_	—			TRGSRC14<4:0	>		0000
ADCMP0CON	03A0	_	_		CHNL4	CHNL3	CHNL2	CHNL1	CHNL0	CMPEN	IE	STAT	BTWN	HIHI	HILO	LOHI	LOLO	0000
ADCMP1CON	03A4	_	_	-	CHNL4	CHNL3	CHNL2	CHNL1	CHNL0	CMPEN	IE	STAT	BTWN	HIHI	HILO	LOHI	LOLO	0000
ADLVLTRGL	03D0	_	LVLEN14		_						LVLE	N<11:0>					•	0000
ADCORE0L	03D4	_	-	_	_	-	_					SAM	C<9:0>					0000
ADCORE0H	03D6	_	_	_	EISEL2	EISEL1	EISEL0	RES1	RES0	—	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
ADCORE1L	03D8	_	_	_	_	_	-					SAM	C<9:0>				•	0000
ADCORE1H	03DA	_	_	_	EISEL2	EISEL1	EISEL0	RES1	RES0	_	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	000
ADEIEL	03F0	_	EIEN14	_	_						EIEI	N<11:0					•	0000
												T<11:0>						0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-13: ADC REGISTER MAP (CONTINUED)

					···· (,											
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADCON5L	0400	SHRRDY	-	-	—	-	—	C1RDY	CORDY	SHRPWR	-	-	-	-	—	C1PWR	COPWR	0000
ADCON5H	0402	-		-	-	WARMTIME3	WARMTIME2	WARMTIME1	WARMTIME0	SHRCIE	-	-	-	-	-	C1CIE	COCIE	0000
ADCAL0L	0404	CAL1RDY	-	-	-	CAL1SKIP	CAL1DIFF	CAL1EN	CAL1RUN	CALORDY	-	-	-	CALOSKIP	CAL0DIFF	CAL0EN	CALORUN	0000
ADCAL1H	040A	CSHRRDY	-	-	-	CSHRSKIP	CSHRDIFF	CSHREN	CSHRRUN	-	-	-	-	-	-	-	-	0000
ADCBUF0	040C		ADC Data Buffer 0 ADC Data Buffer 1															0000
ADCBUF1	040E																	0000
ADCBUF2	0410		ADC Data Buffer 1															0000
ADCBUF3	0412								ADC	Data Buffer 3								0000
ADCBUF4	0414								ADC	Data Buffer 4								0000
ADCBUF5	0416								ADC	Data Buffer 5								0000
ADCBUF6	041B								ADC	Data Buffer 6								0000
ADCBUF7	041A								ADC	Data Buffer 7								0000
ADCBUF8	041C								ADC	Data Buffer 8								0000
ADCBUF9	041E								ADC	Data Buffer 9								0000
ADCBUF10	0420								ADC	Data Buffer 10)							0000
ADCBUF11	0422								ADC	Data Buffer 11								0000
ADCBUF14	0428								ADC	Data Buffer 14								0000

TABLE 4-14: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33EPXXGS202 DEVICES

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	0670	_		RP33R5	RP33R4	RP33R3	RP33R2	RP33R1	RP33R0	_	—	RP32R5	RP32R4	RP32R3	RP32R2	RP32R1	RP32R0	0000
RPOR1	0672	_	_	RP35R5	RP35R4	RP35R3	RP35R2	RP35R1	RP35R0	_	_	RP34R5	RP34R4	RP34R3	RP34R2	RP34R1	RP34R0	0000
RPOR2	0674		_	RP37R5	RP37R4	RP37R3	RP37R2	RP37R1	RP37R0	—	_	RP36R5	RP36R4	RP36R3	RP36R2	RP36R1	RP36R0	0000
RPOR3	0676		_	RP39R5	RP39R4	RP39R3	RP39R2	RP39R1	RP39R0	—	_	RP38R5	RP38R4	RP38R3	RP38R2	RP38R1	RP38R0	0000
RPOR4	0678		_	RP41R5	RP41R4	RP41R3	RP41R2	RP41R1	RP41R0	—	_	RP40R5	RP40R4	RP40R3	RP40R2	RP40R1	RP40R0	0000
RPOR5	067A	_	_	RP43R5	RP43R4	RP43R3	RP43R2	RP43R1	RP43R0			RP42R5	RP42R4	RP42R3	RP42R2	RP42R1	RP42R0	0000
RPOR6	067C	_	_	RP45R5	RP45R4	RP45R3	RP45R2	RP45R1	RP45R0			RP44R5	RP44R4	RP44R3	RP44R2	RP44R1	RP44R0	0000
RPOR7	067E		_	RP47R5	RP47R4	RP47R3	RP47R2	RP47R1	RP47R0	—	_	RP46R5	RP46R4	RP46R3	RP46R2	RP46R1	RP46R0	0000
RPOR8	0680		_	RP177R5	RP177R4	RP177R3	RP177R2	RP177R1	RP177R0		_	RP176R5	RP176R4	RP176R3	RP176R2	RP176R1	RP176R0	0000
RPOR9	0682	_	_	RP179R5	RP179R4	RP179R3	RP179R2	RP179R1	RP179R0		_	RP178R5	RP178R4	RP178R3	RP178R2	RP178R1	RP178R0	0000
RPOR10	0684	_	_	RP181R5	RP181R4	RP181R3	RP181R2	RP181R1	RP181R0	-	_	RP180R5	RP180R4	RP180R3	RP180R2	RP180R1	RP180R0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-15: PERIPHERAL PIN SELECT INPUT REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	06A0				INT1R	<7:0>				_	_	_	_	—	—	—	—	0000
RPINR1	06A2	-	_	_	_	-	_	_	_				INT2F	<7:0>				0000
RPINR2	06A4				T1CKF	<7:0>				_	_	_	_	_	_	_	_	0000
RPINR3	06A6	T3CKR7	T3CKR6	T3CKR5	T3CKR4	T3CKR3	T3CKR2	T3CKR1	T3CKR0	T2CKR7	T2CKR6	T2CKR5	T2CKR4	T2CKR3	T2CKR2	T2CKR1	T2CKR0	0000
RPINR7	06AE	-	_	_	_	-	_	_	_				IC1R	<7:0>				0000
RPINR11	06B6	-	_	_	_	-	_	_	_				OCFA	R<7:0>				0000
RPINR12	06B8	FLT2R7	FLT2R6	FLT2R5	FLT2R4	FLT2R3	FLT2R2	FLT2R1	FLT2R0	FLT1R7	FLT1R6	FLT1R5	FLT1R4	FLT1R3	FLT1R2	FLT1R1	FLT1R0	0000
RPINR13	06BA	FLT4R7	FLT4R6	FLT4R5	FLT4R4	FLT4R3	FLT4R2	FLT4R1	FLT4R0	FLT3R7	FLT3R6	FLT3R5	FLT3R4	FLT3R3	FLT3R2	FLT3R1	FLT3R0	0000
RPINR18	06C4	U1CTSR7	U1CTSR6	U1CTSR5	U1CTSR4	U1CTSR3	U1CTSR2	U1CTSR1	U1CTS0	U1RXR7	U1RXR6	U1RXR5	U1RXR4	U1RXR3	U1RXR2	U1RXR1	U1RXR0	0000
RPINR20	06C8	SCK1INR7	SCK1INR6	SCK1INR5	SCK1INR4	SCK1INR3	SCK1INR2	SCK1INR1	SCK1INR0	SDI1R7	SDI1R6	SDI1R5	SDI1R4	SDI1R3	SDI1R2	SDI1R1	SDI1R0	0000
RPINR21	06CA	—	—			—		—	—				SS1R	<7:0>				0000
RPINR37	06EA				SYNCI1	R<7:0>				—	_		_		—			0000
RPINR38	06EC	_	_			_	_	—	—				SYNC12	2R<7:0>				0000
RPINR42	06F4	FLT6R7	FLT6R6	FLT6R5	FLT6R4	FLT6R3	FLT6R2	FLT6R1	FLT6R0	FLT5R7	FLT5R6	FLT5R5	FLT5R4	FLT5R3	FLT5R2	FLT5R1	FLT5R0	0000
RPINR43	06F6	FLT8R7	FLT8R6	FLT8R5	FLT8R4	FLT8R3	FLT8R2	FLT8R1	FLT8R0	FLT7R7	FLT7R6	FLT7R5	FLT7R4	FLT7R3	FLT7R2	FLT7R1	FLT7R0	0000

TABLE 4-16: NVM REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0728	WR	WREN	WRERR	NVMSIDL	_	_	RPDF	URERR	_	_	—	—	NVMOP3	NVMOP2	NVMOP1	NVMOP0	0000
NVMADR	072A								NVMADR<	15:0>								0000
NVMADRU	072C	_	—	—	_	_	—	_	_				NVMAD	DR<23:16>				0000
NVMKEY	072E		_	_	_		_	_	_				NVMK	(EY<7:0>				0000
NVMSRCADRL	0730							N\	/MSRCADI	R<15:0>								0000
NVMSRCADRL	0732	_	—	—	_	_	—	_	_				NVMSRC	ADR<23:16	;>			0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-17: SYSTEM CONTROL REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	_	_	VREGSF	_	CM	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	Note 1
OSCCON	0742		COSC2	COSC1	COSC0	_	NOSC2	NOSC1	NOSC0	CLKLOCK	IOLOCK	LOCK	_	CF	_	_	OSWEN	Note 2
CLKDIV	0744	ROI	DOZE2	DOZE1	DOZE0	DOZEN	FRCDIV2	FRCDIV1	FRCDIV0	PLLPOST1	PLLPOST0	_	PLLPRE4	PLLPRE3	PLLPRE2	PLLPRE1	PLLPRE0	3040
PLLFBD	0746		_	_		_	_	_				PLL	.DIV<8:0>					0030
OSCTUN	0748	_	-	—	_	-	_		—	—				TUN	<5:0>			0000
LFSR	074C	—							LF	SR<14:0>								0000
ACLKCON	0750	ENAPLL	APLLCK	SELACLK	_		APSTSCLR2	APSTSCLR1	APSTSCLR0	ASRCSEL	FRCSEL	_	_	_	_		—	2740

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values are dependent on the type of Reset.

2: OSCCON register Reset values are dependent on the Configuration fuses.

TABLE 4-18: PMD REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0760	_	_	T3MD	T2MD	T1MD	—	PWMMD	—	I2C1MD	_	U1MD	_	SPI1MD	_	—	ADCMD	0000
PMD2	0762	_	_	_	_	_		_	IC1MD	_	—	_	—	—		—	OC1MD	0000
PMD3	0764	_	_	_	_	_	CMPMD	_	—	_	—	_	—	—		—	—	0000
PMD6	076A	_	—	—	_	—	PWM3MD	PWM2MD	PWM1MD	_	_	—	—	_		—	—	0000
PMD7	076C	_	—	—	_	—		CMP2MD	CMP1MD	_	_	—	—	_		PGA1MD	—	0000
PMD8	076E	_	_	_		_	PGA2MD	_	—	_	_	_	_	-		_	_	0000

TABLE 4-19: PROGRAMMABLE GAIN AMPLIFIER REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PGA1CON	0504	PGAEN	_	SELPI2	SELPI1	SELPI0	SELNI2	SELNI1	SELNI0	_	—	—	_	_	GAIN2	GAIN1	GAIN0	0000
PGA1CAL	0506	_	_	_	_	_	_	_	_		_			PGACA	L<5:0>			0000
PGA2CON	0508	PGAEN	_	SELPI2	SELPI1	SELPI0	SELNI2	SELNI1	SELNI0		_	_	_	_	GAIN2	GAIN1	GAIN0	0000
PGA2CAL	050A		—	_	_				—	_	_			PGACA	L<5:0>			0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-20: ANALOG COMPARATOR REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMP1CON	0540	CMPON		CMPSIDL	HYSSEL1	HYSSEL0	FLTREN	FCLKSEL	_	INSEL1	INSEL0		HYSPOL	CMPSTAT	ALTINP	CMPPOL	_	0000
CMP1DAC	0542	_	_	_	_						CMREF	<11:0>						0000
CMP2CON	0544	CMPON	_	CMPSIDL	HYSSEL1	HYSSEL0	FLTREN	FCLKSEL	_	INSEL1	INSEL0	—	HYSPOL	CMPSTAT	ALTINP	CMPPOL	_	0000
CMP2DAC	0546	_	_	—	—						CMREF	<11:0>						0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-21: JTAG INTERFACE REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
JDATAH	0FF0	—	—	_	_						JDATAH	H<11:0>						XXXX
JDATAL	0FF2								JDATAL	_<15:0>								0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-22: PORTA REGISTER MAP FOR dsPIC33EPXXGS202 DEVICES

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	0E00			_			l	_		_					TRISA<4:0>	•		001F
PORTA	0E02	—	-	_		-		—	-			_		RA<4:0>				0000
LATA	0E04	_	_	_	_	_	_	_	_		_	_		LATA<4:0>				0000
ODCA	0E06	_	_	_	_	_	_	_	_		_	_		ODCA<4:0>				0000
CNENA	0E08	_	_	_	_	_	_	_	_		_	_		(CNIEA<4:0>	>		0000
CNPUA	0E0A	_	_	_	_	_	_	_	_	-	—	_		C	CNPUA<4:0	>		0000
CNPDA	0E0C	_	—	—	_	_	_	_	_	_	_	_	CNPDA<4:0>				0000	
ANSELA	0E0E	_	_	_	-	_		_	_	_		-	_	— — ANSA<2:0>				0007

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-23: PORTB REGISTER MAP FOR dsPIC33EPXXGS202 DEVICES

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	0E10								TRISB<15	:0>								FFFF
PORTB	0E12								RB<15:0	>								XXXX
LATB	0E14								LATB<15:	0>								XXXX
ODCB	0E16								ODCB<15	:0>								0000
CNENB	0E18								CNIEB<15	:0>								0000
CNPUB	0E1A							(CNPUB<15	5:0>								0000
CNPDB	0E1C						0000											
ANSELB	0E1E	—	_	_		_	ANSB<	:10:9>	—				ANSE	8<7:0>				06FF

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.


4.4.1 PAGED MEMORY SCHEME


The dsPIC33EPXXGS202 architecture extends the available Data Space through a paging scheme, which allows the available Data Space to be accessed using MOV instructions in a linear fashion for pre- and post-modified Effective Addresses (EAs). The upper half of the base Data Space address is used in conjunction with the Data Space Page (DSRPAG) register to form the Program Space Visibility (PSV) address.

The Data Space Page (DSRPAG) register is located in the SFR space. Construction of the PSV address is shown in Figure 4-5. When DSRPAG<9> = 1 and the base address bit, EA<15> = 1, the DSRPAG<8:0> bits are concatenated onto EA<14:0> to form the 24-bit PSV read address. The paged memory scheme provides access to multiple 32-Kbyte windows in the PSV memory. The Data Space Page register (DSRPAG), in combination with the upper half of the Data Space address, can provide up to 8 Mbytes of PSV address space. The paged data memory space is shown in Figure 4-6.

The Program Space (PS) can be accessed with a DSRPAG of 0x200 or greater. Only reads from PS are supported using the DSRPAG.

FIGURE 4-5: PROGRAM SPACE VISIBILITY (PSV) READ ADDRESS GENERATION





When a PSV page overflow or underflow occurs, EA<15> is cleared as a result of the register indirect EA calculation. An overflow or underflow of the EA in the PSV pages can occur at the page boundaries when:

- The initial address, prior to modification, addresses the PSV page
- The EA calculation uses Pre- or Post-Modified Register Indirect Addressing; however, this does not include Register Offset Addressing

In general, when an overflow is detected, the DSRPAG register is incremented and the EA<15> bit is set to keep the base address within the PSV window. When an underflow is detected, the DSRPAG register is decremented and the EA<15> bit is set to keep the

base address within the PSV window. This creates a linear PSV address space, but only when using Register Indirect Addressing modes.

Exceptions to the operation described above arise when entering and exiting the boundaries of Page 0 and PSV spaces. Table 4-24 lists the effects of overflow and underflow scenarios at different boundaries.

In the following cases, when overflow or underflow occurs, the EA<15> bit is set and the DSRPAG is not modified; therefore, the EA will wrap to the beginning of the current page:

- Register Indirect with Register Offset Addressing
- Modulo Addressing
- Bit-Reversed Addressing

TABLE 4-24:OVERFLOW AND UNDERFLOW SCENARIOS AT PAGE 0 AND
PSV SPACE BOUNDARIES^(2,3,4)

0/11			Before			After	
O/U, R/W	Operation	DSxPAG	DS EA<15>	Page Description	DSxPAG	DS EA<15>	Page Description
O, Read	[++Wn]	DSRPAG = 0x2FF	1	PSV: Last lsw page	DSRPAG = 0x300	1	PSV: First MSB page
O, Read	Or [Wn++]	DSRPAG = 0x3FF	1	PSV: Last MSB page	DSRPAG = 0x3FF	0	See Note 1
U, Read		DSRPAG = 0x001	1	PSV page	DSRPAG = 0x001	0	See Note 1
U, Read	[Wn] Or [Wn]	DSRPAG = 0x200	1	PSV: First Isw page	DSRPAG = 0x200	0	See Note 1
U, Read		DSRPAG = 0x300	1	PSV: First MSB page	DSRPAG = 0x2FF	1	PSV: Last Isw page

Legend: O = Overflow, U = Underflow, R = Read, W = Write

Note 1: The Register Indirect Addressing now addresses a location in the base Data Space (0x0000-0x8000).

2: An EDS access, when DSRPAG = 0x000, will generate an address error trap.

3: Only reads from PS are supported using DSRPAG.

4: Pseudolinear Addressing is not supported for large offsets.

4.4.2 EXTENDED X DATA SPACE

The lower portion of the base address space range, between 0x0000 and 0x7FFF, is always accessible regardless of the contents of the Data Space Page register. It is indirectly addressable through the register indirect instructions. It can be regarded as being located in the default EDS Page 0 (i.e., EDS address range of 0x000000 to 0x007FFF with the base address bit, EA<15> = 0, for this address range). However, Page 0 cannot be accessed through the upper 32 Kbytes, 0x8000 to 0xFFFF, of base Data Space in combination with DSRPAG = 0x00. Consequently, DSRPAG is initialized to 0x001 at Reset.

Note: DSRPAG should not be used to access Page 0. An EDS access with DSRPAG set to 0x000 will generate an address error trap.

The remaining PSV pages are only accessible using the DSRPAG register in combination with the upper 32 Kbytes, 0x8000 to 0xFFFF, of the base address, where base address bit, EA<15> = 1.

4.4.3 SOFTWARE STACK

The W15 register serves as a dedicated Software Stack Pointer (SSP) and is automatically modified by exception processing, subroutine calls and returns; however, W15 can be referenced by any instruction in the same manner as all other W registers. This simplifies reading, writing and manipulating the Stack Pointer (for example, creating stack frames).

Note:	To protect against misaligned stack
	accesses, W15<0> is fixed to '0' by the
	hardware.


W15 is initialized to 0x1000 during all Resets. This address ensures that the SSP points to valid RAM in all dsPIC33EPXXGS202 devices and permits stack availability for non-maskable trap exceptions. These can occur before the SSP is initialized by the user software. You can reprogram the SSP during initialization to any location within Data Space.

The Software Stack Pointer always points to the first available free word and fills the software stack working from lower toward higher addresses. Figure 4-7 illustrates how it pre-decrements for a stack pop (read) and post-increments for a stack push (writes).

When the PC is pushed onto the stack, PC<15:0> are pushed onto the first available stack word, then PC<22:16> are pushed into the second available stack location. For a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, as shown in Figure 4-7. During exception processing, the MSB of the PC is concatenated with the lower 8 bits of the CPU STATUS Register, SR. This allows the contents of SRL to be preserved automatically during interrupt processing.

- **Note 1:** To maintain system Stack Pointer (W15) coherency, W15 is never subject to (EDS) paging, and is therefore, restricted to an address range of 0x0000 to 0xFFFF. The same applies to the W14 when used as a Stack Frame Pointer (SFA = 1).
 - 2: As the stack can be placed in, and can access X and Y spaces, care must be taken regarding its use, particularly with regard to local automatic variables in a C development environment

FIGURE 4-7: CALL STACK FRAME



4.5 Instruction Addressing Modes

The addressing modes shown in Table 4-25 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

4.5.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a Working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire Data Space.

4.5.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2

where Operand 1 is always a Working register (that is, the addressing mode can only be Register Direct), which is referred to as Wb. Operand 2 can be a W register fetched from data memory or a 5-bit literal. The result location can either be a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-Bit or 10-Bit Literal
 - Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

TABLE 4-25: FUNDAMENTAL ADDRESSING MODES SUPPORTED

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn form the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn form the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

4.5.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions, and the DSP accumulator class of instructions, provide a greater degree of addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note: For the MOV instructions, the addressing mode specified in the instruction can differ for the source and destination EA. However, the 4-bit Wb (Register Offset) field is shared by both source and destination (but typically only used by one).

In summary, the following addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-Bit Literal
- 16-Bit Literal
 - Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

4.5.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY. N, MOVSAC and MSC), also referred to as MAC instructions, use a simplified set of addressing modes to allow the user application to effectively manipulate the Data Pointers through register indirect tables.

The two-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU, and W10 and W11 are always directed to the Y AGU. The Effective Addresses generated (before and after modification) must therefore, be valid addresses within X Data Space for W8 and W9, and Y Data Space for W10 and W11.

Note: Register Indirect with Register Offset Addressing mode is available only for W9 (in X space) and W11 (in Y space).

In summary, the following addressing modes are supported by the ${\tt MAC}$ class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

4.5.5 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ULNK, the source of an operand or result is implied by the opcode itself. Certain operations, such as a NOP, do not have any operands.

4.6 Modulo Addressing

Modulo Addressing mode is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either Data or Program Space (since the Data Pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into Program Space) and Y Data Spaces. Modulo Addressing can operate on any W Register Pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can be configured to operate in only one direction, as there are certain restrictions on the buffer start address (for incrementing buffers) or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers that have a power-of-two length. As these buffers satisfy the start and end address criteria, they can operate in a Bidirectional mode (that is, address boundary checks are performed on both the lower and upper address boundaries).

4.6.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 4-1).

Note:	Y space Modulo Addressing EA calcula-
	tions assume word-sized data (LSb of
	every EA is always clear).

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).

4.6.2 W ADDRESS REGISTER SELECTION


The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags, as well as a W register field to specify the W Address registers. The XWM and YWM fields select the registers that operate with Modulo Addressing:

- If XWM = 1111, X RAGU and X WAGU Modulo Addressing is disabled
- If YWM = 1111, Y AGU Modulo Addressing is disabled

The X Address Space Pointer W register (XWM), to which Modulo Addressing is to be applied, is stored in MODCON<3:0> (see Table 4-1). Modulo Addressing is enabled for X Data Space when XWM is set to any value other than '1111' and the XMODEN bit is set (MODCON<15>).

The Y Address Space Pointer W register (YWM), to which Modulo Addressing is to be applied, is stored in MODCON<7:4>. Modulo Addressing is enabled for Y Data Space when YWM is set to any value other than '1111' and the YMODEN bit is set at MODCON<14>.

FIGURE 4-8: MODULO ADDRESSING OPERATION EXAMPLE



4.6.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. Address boundaries check for addresses equal to:

- The upper boundary addresses for incrementing buffers
- The lower boundary addresses for decrementing buffers

It is important to realize that the address boundaries check for addresses less than or greater than the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes can, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected Effective Address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the Effective Address. When an address offset (such as [W7 + W2]) is used, Modulo Addressing correction is performed, but the contents of the register remain unchanged.

4.7 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data reordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which can be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

4.7.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled in any of these situations:

- BWMx bits (W register selection) in the MODCON register are any value other than '1111' (the stack cannot be accessed using Bit-Reversed Addressing)
- The BREN bit is set in the XBREV register
- The addressing mode used is Register Indirect with Pre-Increment or Post-Increment

If the length of a bit-reversed buffer is $M = 2^N$ bytes, the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the Bit-Reversed Addressing modifier, or 'pivot point', which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note:	All bit-reversed EA calculations assume
	word-sized data (LSb of every EA is
	always clear). The XB value is scaled
	accordingly to generate compatible (byte)
	addresses.

When enabled, Bit-Reversed Addressing is executed only for Register Indirect with Pre-Increment or Post-Increment Addressing and word-sized data writes. It does not function for any other addressing mode or for byte-sized data and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB) and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word-sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note:	Modulo Addressing and Bit-Reversed
	Addressing can be enabled simultaneously
	using the same W register, but Bit-
	Reversed Addressing operation will always
	take precedence for data writes when
	enabled.

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV<15>) bit, a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the Bit-Reversed Pointer.




TABLE 4-26: BIT-REVERSED ADDRESSING SEQUENCE (16-ENTRY)

		SS			Bit-Rev	ersed Ac	Idress		
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

4.8 Interfacing Program and Data Memory Spaces

The dsPIC33EPXXGS202 family architecture uses a 24-bit wide Program Space (PS) and a 16-bit wide Data Space (DS). The architecture is also a modified Harvard scheme, meaning that data can also be present in the Program Space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the architecture of the dsPIC33EPXXGS202 family devices provides two methods by which Program Space can be accessed during operation:


- Using table instructions to access individual bytes or words anywhere in the Program Space
- Remapping a portion of the Program Space into the Data Space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. The application can only access the least significant word of the program word.

TABLE 4-27: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access	Program Space Address						
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>		
Instruction Access	User	0	0 PC<22:1>					
(Code Execution)			0xxx xxxx	XXXX XXX	x xxxx xxx0			
TBLRD/TBLWT (Byte/Word Read/Write)	User	TB	LPAG<7:0>	Data EA<15:0>				
		0	XXX XXXX	XXXX XXXX XXXX XXXX				
	Configuration	TB	LPAG<7:0>	Data EA<15:0>				
		1	XXX XXXX	XXXX XX	XX XXXX XXXX			

FIGURE 4-10: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION



2: Table operations are not required to be word-aligned. Table Read operations are permitted in the configuration memory space.

4.8.1 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the Program Space without going through Data Space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a Program Space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to Data Space addresses. Program memory can thus be regarded as two 16-bit wide word address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space that contains the least significant data word. TBLRDH and TBLWTH access the space that contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from Program Space. Both function as either byte or word operations.

- TBLRDL (Table Read Low):
 - In Word mode, this instruction maps the lower word of the Program Space location (P<15:0>) to a data address (D<15:0>)
 - In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.

- TBLRDH (Table Read High):
 - In Word mode, this instruction maps the entire upper word of a program address (P<23:16>) to a data address. The 'phantom' byte (D<15:8>) is always '0'.
 - In Byte mode, this instruction maps the upper or lower byte of the program word to D<7:0> of the data address in the TBLRDL instruction. The data is always '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a Program Space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user application and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.




FIGURE 4-11: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Flash Programming" (DS70609) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXGS202 family devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in three ways:

- In-Circuit Serial Programming™ (ICSP™) programming capability
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)
- Run-Time Self-Programming (RTSP)

ICSP allows for a dsPIC33EPXXGS202 family device to be serially programmed while in the end application circuit. This is done with a programming clock and programming data (PGECx/PGEDx) line, and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the device just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.


Enhanced In-Circuit Serial Programming uses an onboard bootloader, known as the Program Executive, to manage the programming process. Using an SPI data frame format, the Program Executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

RTSP is accomplished using TBLRD (Table Read) and TBLWT (Table Write) instructions. With RTSP, the user application can write program memory data with a single program memory word and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.

5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the Table Read and Table Write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register, specified in the table instruction, as shown in Figure 5-1. The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes. The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.





5.2 RTSP Operation

The dsPIC33EPXXGS202 family Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a single page (8 rows or 512 instructions) of memory at a time and to program one row at a time. It is possible to program two instructions at a time as well.


The page erase and single row write blocks are edge-aligned, from the beginning of program memory on boundaries of 1536 bytes and 192 bytes, respectively. Figure 25-14 in Section 25.0 "Electrical Characteristics" lists the typical erase and programming times.

Row programming is performed by loading 192 bytes into data memory and then loading the address of the first byte in that row into the NVMSRCADR register. Once the write has been initiated, the device will automatically load the write latches and increment the NVMSRCADR and the NVMADR(U) registers until all bytes have been programmed. The RPDF bit (NVMCON<9>) selects the format of the stored data in RAM to be either compressed or uncompressed. See Figure 5-2 for data formatting. Compressed data helps to reduce the amount of required RAM by using the upper byte of the second word for the MSB of the second instruction.

The basic sequence for RTSP word programming is to use the TBLWTL and TBLWTH instructions to load two of the 24-bit instructions into the write latches found in configuration memory space. Refer to Figure 4-1 through Figure 4-3 for write latch addresses. Programming is performed by unlocking and setting the control bits in the NVMCON register.

All erase and program operations may optionally use the NVM interrupt to signal the successful completion of the operation.

FIGURE 5-2: UNCOMPRESSED/ COMPRESSED FORMAT



5.3 **Programming Operations**

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

5.3.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

Programmers can program two adjacent words (24 bits x 2) of program Flash memory at a time on every other word address boundary (0x000000, 0x000004, 0x000008, etc.). To do this, it is necessary to erase the page that contains the desired address of the location the user wants to change. For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS.

5.4 Flash Memory Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

5.4.1 KEY RESOURCES

- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

5.5 Control Registers

Five SFRs are used to write and erase the program Flash memory: NVMCON, NVMKEY, NVMADR, NVMADRU and NVMSRCADR.

The NVMCON register (Register 5-1) selects the operation to be performed (page erase, word/row program) and initiates the program/erase cycle.

NVMKEY (Register 5-4) is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register.

There are two NVM Address registers: NVMADRU and NVMADR. These two registers, when concatenated, form the 24-bit Effective Address (EA) of the selected word/row for programming operations, or the selected page for erase operations. The NVMADRU register is used to hold the upper 8 bits of the EA, while the NVMADR register is used to hold the lower 16 bits of the EA.

For row programming operation, data to be written to program Flash memory is written into data memory space (RAM) at an address defined by the NVMSRCADR register (location of first element in row programming data).

REGISTER 5-1: NVMCON: NONVOLATILE MEMORY (NVM) CONTROL REGISTER

bit 15 U-0 U-0 U-0 U-0 R/W-0 ⁽¹⁾ R/W-0 ⁽¹⁾ R/W-0 ⁽¹⁾ R/W	R/SO-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0	U-0	U-0	R/W-0	R/C-0
U-0 U-0 U-0 R/W-0 ⁽¹⁾ NVMOP1 ^(3,4) NVMOP1 ⁽¹⁾ I Is a the with the theta thee thead as '0' Is a the more write the sequence the operation is complete and inactive Is a themp to the two the the theta the thead as '0' Is a themp to the node the node Is a themp to the node the is a thead the the set ore or a thead thead thead the set	WR	WREN	WRERR	NVMSIDL ⁽²⁾	—		RPDF	URERR
	bit 15 bit							bit 8
bit 7 Legend: C = Clearable bit SO = Settable Only bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 WR: Write Control bit ⁽¹⁾ 1 = Initiates a Flash memory program or erase operation; the operation is self-timed and th cleared by hardware once the operation is complete 0 = Program or erase operation is complete and inactive 9 = Program or erase operations bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt, or termination has occurred (bit is set autom on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12 NVMSIDL: NVM Stop in Idle Control bit ⁽²⁾ 1 = Flash voltage regulator is active during Idle mode 0 = Flash voltage regulator is active during Idle mode 0 = Flash voltage regulator is active during Idle mode 0 = Row data to be stored in RAM in compressed format 0 = Row data to be stored in RAM in compressed format 0 = Row data to be stored	U-0	U-0	U-0	U-0				R/W-0 ⁽¹⁾
Legend: C = Clearable bit SO = Settable Only bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 WR: Write Control bit ⁽¹⁾ 1 = Initiates a Flash memory program or erase operation; the operation is self-timed and th cleared by hardware once the operation is complete 0 = Program or erase operation is complete 0 = Program or erase operation is complete and inactive bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations 0 = Inhibits Flash program/erase operations 0 = Inhibits Flash program or erase sequence attempt, or termination has occurred (bit is set autom on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12 NVMSIDL: NVM Stop in Idle Control bit ⁽²⁾ 1 = Flash voltage regulator goes into Standby mode during Idle mode 0 = Flash voltage regulator is active during Idle mode bit 11-10 Unimplemented: Read as '0' bit 9 RPDF: Row Programming Data Format 1 = Row data to be stored in RAM in uncompressed format 0 = Row data to be stored in RAM in uncompressed format 0 = Row data to be stored in RAM in uncompressed format 0 = No data underrun error is detected <td>—</td> <td></td> <td>—</td> <td>—</td> <td>NVMOP3^(3,4)</td> <td>NVMOP2^(3,4)</td> <td>NVMOP1^(3,4)</td> <td>NVMOP0^(3,4)</td>	—		—	—	NVMOP3 ^(3,4)	NVMOP2 ^(3,4)	NVMOP1 ^(3,4)	NVMOP0 ^(3,4)
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 WR: Write Control bit ⁽¹⁾ 1 = Initiates a Flash memory program or erase operation; the operation is self-timed and the cleared by hardware once the operation is complete 0 = Program or erase operation is complete and inactive bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt, or termination has occurred (bit is set autom on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12 NVMSIDL: NVM Stop in Idle Control bit ⁽²⁾ 1 = Flash voltage regulator goes into Standby mode during Idle mode 0 = Flash voltage regulator goes into Standby mode during Idle mode 0 = Flash voltage regulator goes into Standby mode during Idle mode bit 11-10 Unimplemented: Read as '0' bit 9 bit 8 URERR: Row Programming Data Format 0 = Row data to be stored in RAM in uncompressed format 0 = Row data to be stored in RAM in uncompressed format 0 = No data underrun error is detected	bit 7							bit 0
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 WR: Write Control bit ⁽¹⁾ 1 = Initiates a Flash memory program or erase operation; the operation is self-timed and the cleared by hardware once the operation is complete 0 = Program or erase operation is complete and inactive bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt, or termination has occurred (bit is set autom on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12 NVMSIDL: NVM Stop in Idle Control bit ⁽²⁾ 1 = Flash voltage regulator goes into Standby mode during Idle mode 0 = Flash voltage regulator goes into Standby mode during Idle mode 0 = Flash voltage regulator goes into Standby mode format 1 = Row data to be stored in RAM in compressed format 0 = Row data to be stored in RAM in uncompressed format 0 = Row data to be stored in RAM in uncompressed format 0 = No data underrun error is detected	1		O Olaanah	1. 1.11	00 0+#++++	Ontertit		
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 WR: Write Control bit ⁽¹⁾ 1 = Initiates a Flash memory program or erase operation; the operation is self-timed and the cleared by hardware once the operation is complete 0 = Program or erase operation is complete and inactive 0 = Program or erase operation is complete and inactive bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt, or termination has occurred (bit is set autom on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12 NVMSIDL: NVM Stop in Idle Control bit ⁽²⁾ 1 = Flash voltage regulator goes into Standby mode during Idle mode 0 = Flash voltage regulator is active during Idle mode 0 = Row data to be stored in RAM in compressed format 1 = Row data to be stored in RAM in uncompressed format 0 = Row data to be stored in RAM in uncompressed format 1 = Indicates row programming Data Underrun Error bit 1 = Indicates row programming operation has been terminated 0 = No data underrun error is detected	•	L :1					(0)	
bit 15 WR: Write Control bit ⁽¹⁾ 1 = Initiates a Flash memory program or erase operation; the operation is self-timed and th cleared by hardware once the operation is complete 0 = Program or erase operation is complete and inactive bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations 0 = Inhibits Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt, or termination has occurred (bit is set autom on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12 NVMSIDL: NVM Stop in Idle Control bit ⁽²⁾ 1 = Flash voltage regulator goes into Standby mode during Idle mode 0 = Flash voltage regulator is active during Idle mode 0 = Flash voltage regulator is active during Idle mode 0 = Row data to be stored in RAM in compressed format 1 = Row data to be stored in RAM in uncompressed format 0 = Row data to be stored in RAM in uncompressed format 0 = Row data to be stored in RAM in uncompressed format 0 = No data underrun error is detected					•			
1 = Initiates a Flash memory program or erase operation; the operation is self-timed and the cleared by hardware once the operation is complete 0 = Program or erase operation is complete and inactive bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt, or termination has occurred (bit is set autom on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12 NVMSIDL: NVM Stop in Idle Control bit ⁽²⁾ 1 = Flash voltage regulator goes into Standby mode during Idle mode 0 = Flash voltage regulator is active during Idle mode 0 = Flash voltage regulator is active during Idle mode bit 11-10 Unimplemented: Read as '0' bit 9 RPDF: Row Programming Data Format 1 = Row data to be stored in RAM in compressed format 0 = Row data to be stored in RAM in uncompressed format 0 = Row data to be stored in RAM in uncompressed format 0 = Row data to be stored in RAM in uncompressed format 0 = No data underrun error is detected	-n = value at i	POR	T = Bit is set	et	0 = Bit is clea	irea	x = Bit is unkn	own
1 = Initiates a Flash memory program or erase operation; the operation is self-timed and the cleared by hardware once the operation is complete 0 = Program or erase operation is complete and inactive bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt, or termination has occurred (bit is set autom on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12 NVMSIDL: NVM Stop in Idle Control bit ⁽²⁾ 1 = Flash voltage regulator goes into Standby mode during Idle mode 0 = Flash voltage regulator is active during Idle mode 0 = Flash voltage regulator is active during Idle mode bit 11-10 Unimplemented: Read as '0' bit 9 RPDF: Row Programming Data Format 1 = Row data to be stored in RAM in compressed format 0 = Row data to be stored in RAM in uncompressed format 0 = Row data to be stored in RAM in uncompressed format 0 = Row data to be stored in RAM in uncompressed format 0 = No data underrun error is detected	bit 15	WR: Write Co	ontrol hit(1)					
cleared by hardware once the operation is complete 0 = Program or erase operation is complete and inactive bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt, or termination has occurred (bit is set autom on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12 NVMSIDL: NVM Stop in Idle Control bit ⁽²⁾ 1 = Flash voltage regulator goes into Standby mode during Idle mode 0 = Flash voltage regulator is active during Idle mode 0 = Flash voltage regulator is active during Idle mode 0 = RPDF: Row Programming Data Format 1 = Row data to be stored in RAM in compressed format 0 = Row data to be stored in RAM in uncompressed format 0 = Row data to be stored in RAM in uncompressed format 0 = Row data to be stored in RAM in uncompressed format 0 = Row data to be stored in RAM in uncompressed format 0 = Row data to be stored in RAM in uncompressed format 0 = No data underrun error is detected				orv program o	r erase operati	on: the operation	on is self-timed	and the bit is
bit 14 WREN: Write Enable bit ⁽¹⁾ 1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt, or termination has occurred (bit is set autom on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12 NVMSIDL: NVM Stop in Idle Control bit ⁽²⁾ 1 = Flash voltage regulator goes into Standby mode during Idle mode 0 = Flash voltage regulator is active during Idle mode 0 = Flash voltage regulator is active during Idle mode bit 11-10 Unimplemented: Read as '0' bit 9 RPDF: Row Programming Data Format 1 = Row data to be stored in RAM in compressed format 0 = Row data to be stored in RAM in uncompressed format bit 8 URERR: Row Programming Data Underrun Error bit 1 = Indicates row programming operation has been terminated 0 = No data underrun error is detected								
1 = Enables Flash program/erase operations 0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt, or termination has occurred (bit is set autom on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12 NVMSIDL: NVM Stop in Idle Control bit ⁽²⁾ 1 = Flash voltage regulator goes into Standby mode during Idle mode 0 = Flash voltage regulator is active during Idle mode 0 = Flash voltage regulator is active during Idle mode 0 = Flash voltage regulator is active during Idle mode bit 11-10 Unimplemented: Read as '0' bit 9 RPDF: Row Programming Data Format 1 = Row data to be stored in RAM in compressed format 0 = Row data to be stored in RAM in uncompressed format 0 = Row Programming Data Underrun Error bit 1 = Indicates row programming operation has been terminated 0 = No data underrun error is detected		-		-	ete and inactive	e		
0 = Inhibits Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt, or termination has occurred (bit is set autom on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12 NVMSIDL: NVM Stop in Idle Control bit ⁽²⁾ 1 = Flash voltage regulator goes into Standby mode during Idle mode 0 = Flash voltage regulator is active during Idle mode 0 = Flash voltage regulator is active during Idle mode bit 11-10 Unimplemented: Read as '0' bit 9 RPDF: Row Programming Data Format 1 = Row data to be stored in RAM in compressed format 0 = Row data to be stored in RAM in uncompressed format bit 8 URERR: Row Programming Data Underrun Error bit 1 = Indicates row programming operation has been terminated 0 = No data underrun error is detected	bit 14	WREN: Write	e Enable bit ⁽¹⁾					
bit 13 WRERR: Write Sequence Error Flag bit ⁽¹⁾ 1 = An improper program or erase sequence attempt, or termination has occurred (bit is set autom on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12 NVMSIDL: NVM Stop in Idle Control bit ⁽²⁾ 1 = Flash voltage regulator goes into Standby mode during Idle mode 0 = Flash voltage regulator is active during Idle mode 0 = Flash voltage regulator is active during Idle mode 0 = Flash voltage regulator is active during Idle mode 0 = Flash voltage regulator is active during Idle mode 0 = Flash voltage regulator is active during Idle mode 0 = Row data to be stored in RAM in compressed format 1 = Row data to be stored in RAM in uncompressed format 0 = Row data to be stored in RAM in uncompressed format 1 = Indicates row programming Data Underrun Error bit 1 = Indicates row programming operation has been terminated 0 = No data underrun error is detected								
1 = An improper program or erase sequence attempt, or termination has occurred (bit is set autom on any set attempt of the WR bit) 0 = The program or erase operation completed normallybit 12 NVMSIDL: NVM Stop in Idle Control bit ⁽²⁾ 1 = Flash voltage regulator goes into Standby mode during Idle mode 				•				
on any set attempt of the WR bit) 0 = The program or erase operation completed normallybit 12NVMSIDL: NVM Stop in Idle Control bit ⁽²⁾ 1 = Flash voltage regulator goes into Standby mode during Idle mode 0 = Flash voltage regulator is active during Idle modebit 11-10Unimplemented: Read as '0'bit 9RPDF: Row Programming Data Format 1 = Row data to be stored in RAM in compressed format 0 = Row data to be stored in RAM in uncompressed formatbit 8URERR: Row Programming Data Underrun Error bit 1 = Indicates row programming operation has been terminated 0 = No data underrun error is detected	bit 13							1
0 = The program or erase operation completed normally bit 12 NVMSIDL: NVM Stop in Idle Control bit ⁽²⁾ 1 = Flash voltage regulator goes into Standby mode during Idle mode 0 = Flash voltage regulator is active during Idle mode 0 = Flash voltage regulator is active during Idle mode bit 11-10 Unimplemented: Read as '0' bit 9 RPDF: Row Programming Data Format 1 = Row data to be stored in RAM in compressed format 0 = Row data to be stored in RAM in uncompressed format 0 = Row data to be stored in RAM in uncompressed format bit 8 URERR: Row Programming Data Underrun Error bit 1 = Indicates row programming operation has been terminated 0 = No data underrun error is detected					ice attempt, or te	ermination has o	ccurred (bit is se	et automatically
1 = Flash voltage regulator goes into Standby mode during Idle mode 0 = Flash voltage regulator is active during Idle modebit 11-10Unimplemented: Read as '0'bit 9RPDF: Row Programming Data Format 1 = Row data to be stored in RAM in compressed format 0 = Row data to be stored in RAM in uncompressed formatbit 8URERR: Row Programming Data Underrun Error bit 1 = Indicates row programming operation has been terminated 0 = No data underrun error is detected					pleted normally	/		
1 = Flash voltage regulator goes into Standby mode during Idle mode 0 = Flash voltage regulator is active during Idle modebit 11-10Unimplemented: Read as '0'bit 9RPDF: Row Programming Data Format 1 = Row data to be stored in RAM in compressed format 0 = Row data to be stored in RAM in uncompressed formatbit 8URERR: Row Programming Data Underrun Error bit 1 = Indicates row programming operation has been terminated 0 = No data underrun error is detected	bit 12	NVMSIDL: N	VM Stop in Id	lle Control bit ⁽²)			
bit 11-10 Unimplemented: Read as '0' bit 9 RPDF: Row Programming Data Format 1 = Row data to be stored in RAM in compressed format 0 = Row data to be stored in RAM in uncompressed format bit 8 URERR: Row Programming Data Underrun Error bit 1 = Indicates row programming operation has been terminated 0 = No data underrun error is detected						ing Idle mode		
bit 9 RPDF: Row Programming Data Format 1 = Row data to be stored in RAM in compressed format 0 = Row data to be stored in RAM in uncompressed format bit 8 URERR: Row Programming Data Underrun Error bit 1 = Indicates row programming operation has been terminated 0 = No data underrun error is detected		0 = Flash vol	ltage regulato	or is active duri	ng Idle mode			
1 = Row data to be stored in RAM in compressed format 0 = Row data to be stored in RAM in uncompressed format bit 8 URERR: Row Programming Data Underrun Error bit 1 = Indicates row programming operation has been terminated 0 = No data underrun error is detected	bit 11-10	Unimplemen	ted: Read as	; 'O'				
 0 = Row data to be stored in RAM in uncompressed format bit 8 URERR: Row Programming Data Underrun Error bit 1 = Indicates row programming operation has been terminated 0 = No data underrun error is detected 	bit 9	RPDF: Row F	Programming	Data Format				
bit 8 URERR: Row Programming Data Underrun Error bit 1 = Indicates row programming operation has been terminated 0 = No data underrun error is detected								
 1 = Indicates row programming operation has been terminated 0 = No data underrun error is detected 	h :+ 0							
0 = No data underrun error is detected	DIT 8		-	-		ainatad		
				• .	Thas been tern	Infateu		
• • • • • • • • • • • • • • • • • • • •	bit 7-4							
Note 1: These hits can only be reset on a POR								

Note 1: These bits can only be reset on a POR.

- **2:** If this bit is set, power consumption will be further reduced (IIDLE), and upon exiting Idle mode, there is a delay (TVREG) before Flash memory becomes operational.
- **3:** All other combinations of NVMOP<3:0> are unimplemented.
- 4: Execution of the PWRSAV instruction is ignored while any of the NVM operations are in progress.
- 5: Two adjacent words on a 4-word boundary are programmed during execution of this operation.

REGISTER 5-1: NVMCON: NONVOLATILE MEMORY (NVM) CONTROL REGISTER (CONTINUED)

- bit 3-0 NVMOP<3:0>: NVM Operation Select bits^(1,3,4)
 - 1111 = Reserved
 - •
 - .
 - 0101 = Reserved
 - 0100 = Reserved
 - 0011 = Memory page erase operation
 - 0010 = Memory row program operation
 - 0001 = Memory double-word program operation⁽⁵⁾
 - 0000 = Reserved
- **Note 1:** These bits can only be reset on a POR.
 - 2: If this bit is set, power consumption will be further reduced (IIDLE), and upon exiting Idle mode, there is a delay (TVREG) before Flash memory becomes operational.
 - 3: All other combinations of NVMOP<3:0> are unimplemented.
 - 4: Execution of the PWRSAV instruction is ignored while any of the NVM operations are in progress.
 - 5: Two adjacent words on a 4-word boundary are programmed during execution of this operation.

REGISTER 5-2: NVMADR: NONVOLATILE MEMORY LOWER ADDRESS REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
NVMADR<15:8>							
bit 15							bit 8

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			NVMAD)R<7:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 NVMADR<15:0>: Nonvolatile Memory Lower Write Address bits

Selects the lower 16 bits of the location to program or erase in program Flash memory. This register may be read or written to by the user application.

REGISTER 5-3: NVMADRU: NONVOLATILE MEMORY UPPER ADDRESS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	—	_	—	—	—
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x

NVMADRU<23:16>

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7

bit 7-0 **NVMADRU<23:16>:** Nonvolatile Memory Upper Write Address bits Selects the upper 8 bits of the location to program or erase in program Flash memory. This register may be read or written to by the user application.

REGISTER 5-4: NVMKEY: NONVOLATILE MEMORY KEY REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	_	—	-	—	—	
bit 15	bit 15 bit 8							
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	
NVMKEY<7:0>								
bit 7							bit 0	

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMKEY<7:0>:** Key Register bits (write-only)

bit 0

REGISTER 5-5: NVMSRCADRL: NVM SOURCE DATA ADDRESS LOW REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			NVMSRO	CADR<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			NVMSR	CADR<7:0>			
bit 7						bit 0	
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-0 NVMSRCADR<15:0>: Source Data Address bits

> The RAM address of the data to be programmed into Flash when the NVMOP<3:0> bits are set to row programming.

REGISTER 5-6: NVMSRCADRH: NVM SOURCE DATA ADDRESS HIGH REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		NVMSRC	CADR<15:8>			
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		NVMSR	CADR<7:0>			
bit 7						bit 0
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'			
DR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unl			nown
	R/W-0	R/W-0 R/W-0	R/W-0 R/W-0 R/W-0 NVMSR0	NVMSRCADR<15:8> R/W-0 R/W-0 R/W-0 NVMSRCADR<7:0> NVMSRCADR<7:0>	NVMSRCADR<15:8> R/W-0 R/W-0 NVMSRCADR<7:0>	NVMSRCADR<15:8> R/W-0 R/W-0 R/W-0 R/W-0 NVMSRCADR<7:0> Image: Complemented bit, read as '0' Image: Complemented bit, read as '0'

bit 15-0 NVMSRCADR<15:0>: Source Data Address bits The RAM address of the data to be programmed into Flash when the NVMOP<3:0> bits are set to row programming. These bits must be always programmed to zero.

NOTES:

6.0 RESETS

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Reset" (DS70602) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- · BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDTO: Watchdog Timer Time-out Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Condition Device Reset
 - Illegal Opcode Reset
 - Uninitialized W Register Reset
 - Security Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of Reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state, and some are unaffected.

Note: Refer to the specific peripheral section or Section 4.0 "Memory Organization" of this manual for register Reset states.

All types of device Reset set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).


A POR clears all the bits, except for the BOR and POR bits (RCON<1:0>) that are set. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.

For all Resets, the default clock source is determined by the FNOSC<2:0> bits in the FOSCSEL Configuration register. The value of the FNOSCx bits is loaded into the NOSC<2:0> (OSCCON<10:8>) bits on Reset, which in turn, initializes the system clock.

FIGURE 6-1: RESET SYSTEM BLOCK DIAGRAM



6.1 Reset Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

6.1.1 KEY RESOURCES

- "Reset" (DS70602) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

R/W-0	R/W-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	
TRAPR	IOPUWR		_	VREGSF		CM	VREGS	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR	
bit 7							bit (
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown	
bit 15	1 = A Trap Co	o Reset Flag bit onflict Reset ha onflict Reset ha	s occurred	d				
bit 14	1 = An illega Address	I opcode deter Pointer caused	ction, an illeo a Reset	gal address mo	cess Reset Flag ode or Uninitia nas not occurred	lized W registe	er used as a	
bit 13-12	•	ted: Read as '		U				
bit 11	1 = Flash vol	ash Voltage Reg Itage regulator Itage regulator	s active durir	ng Sleep	-			
bit 10	Unimplemen	Unimplemented: Read as '0'						
bit 9	1 = A Configu	ation Mismatch uration Mismato uration Mismato	h Reset has					
bit 8	1 = Voltage r	age Regulator s egulator is active egulator goes i	ve during Sle	ер	еер			
bit 7	 0 = Voltage regulator goes into Standby mode during Sleep EXTR: External Reset (MCLR) Pin bit 1 = A Master Clear (pin) Reset has occurred 0 = A Master Clear (pin) Reset has not occurred 							
bit 6	SWR: Software RESET (Instruction) Flag bit 1 = A RESET instruction has been executed 0 = A RESET instruction has not been executed							
bit 5	SWDTEN: Software Enable/Disable of WDT bit ⁽²⁾ 1 = WDT is enabled 0 = WDT is disabled							
bit 4	1 = WDT time	hdog Timer Tin e-out has occur e-out has not o	red	it				
	ll of the Reset sta ause a device Re		set or cleare	d in software. S	Setting one of th	ese bits in soft	ware does not	
	the WDTEN<1:0	-	bits are '11'	(unprogramme	ed), the WDT is	always enable	d, regardless	

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾

 $\ensuremath{\textcircled{}^{\odot}}$ 2015 Microchip Technology Inc.

of the SWDTEN bit setting.

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 3 SLEEP: Wake-up from Sleep Flag bit 1 = Device has been in Sleep mode 0 = Device has not been in Sleep mode bit 2 IDLE: Wake-up from Idle Flag bit 1 = Device has been in Idle mode 0 = Device has not been in Idle mode bit 1 BOR: Brown-out Reset Flag bit 1 = A Brown-out Reset has occurred 0 = A Brown-out Reset has not occurred bit 0 POR: Power-on Reset Flag bit 1 = A Power-on Reset has occurred 0 = A Power-on Reset has not occurred
- **Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the WDTEN<1:0> Configuration bits are '11' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

7.0 INTERRUPT CONTROLLER

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Interrupts" (DS70000600) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXGS202 family interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33EPXXGS202 family CPU.

The interrupt controller has the following features:

- Six processor exceptions and software traps
- · Seven user-selectable priority levels
- Interrupt Vector Table (IVT) with a unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Fixed interrupt entry and return latencies
- Alternate Interrupt Vector Table (AIVT) for debug support

7.1 Interrupt Vector Table

The dsPIC33EPXXGS202 family Interrupt Vector Table (IVT), shown in Figure 7-1, resides in program memory, starting at location, 000004h. The IVT contains six non-maskable trap vectors and up to fifty sources of interrupts. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with Vector 0 takes priority over interrupts at any other vector address.

7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT), shown in Figure 7-2, is available only when the Boot Segment (BS) is defined and the AIVT has been enabled. To enable the Alternate Interrupt Vector Table, the Configuration bit, AIVTDIS in the FSEC register, must be programmed and the AIVTEN bit must be set (INTCON2<8> = 1). When the AIVT is enabled, all interrupt and exception processes use the alternate vectors instead of the default vectors. The AIVT begins at the start of the last page of the Boot Segment, defined by BSLIM<12:0>. The second half of the page is no longer usable space. The Boot Segment must be at least 2 pages to enable the AIVT.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33EPXXGS202 family devices clear their registers in response to a Reset, which forces the PC to zero. The device then begins program execution at location, 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

Note: Although the Boot Segment must be enabled in order to enable the AIVT, application code does not need to be present inside of the Boot Segment. The AIVT (and IVT) will inherit the Boot Segment code protection.

FIGURE 7-1:	dsPIC33EPXXGS202 FAMIL		ECTOR TABLE
	Reset – GOTO Instruction	0x000000	
iorit	Reset – GOTO Address	0x000002	
L A	Oscillator Fail Trap Vector	0x000004	
der	Address Error Trap Vector	0x000006	
Decreasing Natural Order Priority	Generic Hard Trap Vector	0x000008	
ura	Stack Error Trap Vector	0x00000A	
Nat	Math Error Trap Vector	0x00000C	
l bu	Reserved	0x00000E	
asi	Generic Soft Trap Vector	0x000010	
cre	Reserved	0x000012	
De	Interrupt Vector 0	0x000014	
Ę	Interrupt Vector 1	0x000016	
2	:	:	
	:	:	
	:	:	
	Interrupt Vector 52	0x00007C	
	Interrupt Vector 53	0x00007E	\backslash
	Interrupt Vector 54	0x000080	See Table 7-1 for
	:	:	Interrupt Vector Details
	:	:	1
	:	:	
	Interrupt Vector 116	0x0000FC	
	Interrupt Vector 117	0x0000FE	
	Interrupt Vector 118	0x000100	
	Interrupt Vector 119	0x000102	
	Interrupt Vector 120	0x000104	
	:	:	
	:	:	
	:	:	
	Interrupt Vector 244	0x0001FC	/
▼	Interrupt Vector 245	0x0001FE	*
	START OF CODE	0x000200	

▲ [Reserved	BSLIM<12:0> ⁽¹⁾ + 0x000000	
orit	Reserved	BSLIM<12:0>(1) + 0x000002	
Pri	Oscillator Fail Trap Vector	BSLIM<12:0> ⁽¹⁾ + 0x000004	
der	Address Error Trap Vector	BSLIM<12:0> ⁽¹⁾ + 0x000006	
ō	Generic Hard Trap Vector	BSLIM<12:0>(1) + 0x000008	
Decreasing Natural Order Priority	Stack Error Trap Vector	BSLIM<12:0> ⁽¹⁾ + 0x00000A	
Vati	Math Error Trap Vector	BSLIM<12:0> ⁽¹⁾ + 0x00000C	
2 BL	Reserved	BSLIM<12:0>(1) + 0x00000E	
asir	Generic Soft Trap Vector	BSLIM<12:0> ⁽¹⁾ + 0x000010	
cre	Reserved	BSLIM<12:0> ⁽¹⁾ + 0x000012	
B F	Interrupt Vector 0	BSLIM<12:0>(1) + 0x000014	
AIVT	Interrupt Vector 1	BSLIM<12:0> ⁽¹⁾ + 0x000016	
A	:	:	
	:		
	:	:	
▼ [Interrupt Vector 52	BSLIM<12:0> ⁽¹⁾ + 0x00007C	
	Interrupt Vector 53	BSLIM<12:0> ⁽¹⁾ + 0x00007E	
	Interrupt Vector 54	BSLIM<12:0> ⁽¹⁾ + 0x000080	See Table 7-1 for
	:	:	Interrupt Vector Details
	:	:	/
	:	:	
	Interrupt Vector 116	BSLIM<12:0> ⁽¹⁾ + 0x0000FC	
	Interrupt Vector 117	BSLIM<12:0> ⁽¹⁾ + 0x0000FE	
	Interrupt Vector 118	BSLIM<12:0> ⁽¹⁾ + 0x000100	
	Interrupt Vector 119	BSLIM<12:0> ⁽¹⁾ + 0x000102	
	Interrupt Vector 120	BSLIM<12:0> ⁽¹⁾ + 0x000104	
	:	:	
	:	:	
	:	:	
	Interrupt Vector 244	BSLIM<12:0> ⁽¹⁾ + 0x0001FC	
V	Interrupt Vector 245	BSLIM<12:0> ⁽¹⁾ + 0x0001FE	

TABLE 7-1: INTERRUPT VECTOR DETAILS

Informunt Courses	Vector	IRQ		Inte	errupt Bit Lo	ocation
Interrupt Source	#	#	IVT Address	Flag	Enable	Priority
	Hi	ghest Nat	ural Order Priority			
INT0 – External Interrupt 0	8	0	0x000014	IFS0<0>	IEC0<0>	IPC0<2:0>
IC1 – Input Capture 1	9	1	0x000016	IFS0<1>	IEC0<1>	IPC0<6:4>
OC1 – Output Compare 1	10	2	0x000018	IFS0<2>	IEC0<2>	IPC0<10:8>
T1 – Timer1	11	3	0x00001A	IFS0<3>	IEC0<3>	IPC0<14:12>
Reserved	12–14	4–6	0x00001C-0x000020	—	—	
T2 – Timer2	15	7	0x000022	IFS0<7>	IEC0<7>	IPC1<14:12>
T3 – Timer3	16	8	0x000024	IFS0<8>	IEC0<8>	IPC2<2:0>
SPI1E – SPI1 Error	17	9	0x000026	IFS0<9>	IEC0<9>	IPC2<6:4>
SPI1 – SPI1 Transfer Done	18	10	0x000028	IFS0<10>	IEC0<10>	IPC2<10:8>
U1RX – UART1 Receiver	19	11	0x00002A	IFS0<11>	IEC0<11>	IPC2<14:12>
U1TX – UART1 Transmitter	20	12	0x00002C	IFS0<12>	IEC0<12>	IPC3<2:0>
ADC – ADC Global Convert Done	21	13	0x00002E	IFS0<13>	IEC0<13>	IPC3<6:4>
Reserved	22	14	0x000030		_	_
NVM – NVM Write Complete	23	15	0x000032	IFS0<15>	IEC0<15>	IPC3<14:12>
SI2C1 – I2C1 Slave Event	24	16	0x000034	IFS1<0>	IEC1<0>	IPC4<2:0>
MI2C1 – I2C1 Master Event	25	17	0x000036	IFS1<1>	IEC1<1>	IPC4<6:4>
CMP1 – Analog Comparator 1 Interrupt	26	18	0x000038	IFS1<2>	IEC1<2>	IPC4<10:8>
CN – Input Change Interrupt	27	19	0x00003A	IFS1<3>	IEC1<3>	IPC4<14:12>
INT1 – External Interrupt 1	28	20	0x00003C	IFS1<4>	IEC1<4>	IPC5<2:0>
Reserved	29-36	21-28	0x00003E-0x00004C	—	—	_
INT2 – External Interrupt 2	37	29	0x00004E	IFS1<13>	IEC1<13>	IPC7<6:4>
Reserved	38-64	30-56	0x000050-0x000084	—	—	_
PSEM – PWM Special Event Match	65	57	0x000086	IFS3<9>	IEC3<9>	IPC14<6:4>
Reserved	63-72	55-64	0x000088-0x000094	—	—	_
U1E – UART1 Error Interrupt	73	65	0x000096	IFS4<1>	IEC4<1>	IPC16<6:4>
Reserved	74-80	66-72	0x000098-0x0000A4	_	_	_
PWM Secondary Special Event Match	81	73	0x0000A6	IFS4<9>	IEC4<9>	IPC18<6:4>
Reserved	82-101	74-93	0x0000A8-0x0000CE	_	_	_
PWM1 – PWM1 Interrupt	102	94	0x0000D0	IFS5<14>	IEC5<14>	IPC23<10:8>
PWM2 – PWM2 Interrupt	103	95	0x0000D2	IFS5<15>	IEC5<15>	IPC23<14:12>
PWM3 – PWM3 Interrupt	104	96	0x0000D4	IFS6<0>	IEC6<0>	IPC24<2:0>
Reserved	105-110	97-102	0x0000D6-0x0000E0	_	_	_
CMP2 – Analog Comparator 2 Interrupt	111	103	0x0000E2	IFS6<7>	IEC6<7>	IPC25<14:12>
Reserved	112-117	104-109	0x0000E4-0x0000EE	_	_	_
AN0 Conversion Done	118	110	0x0000F0	IFS6<14>	IEC6<14>	IPC27<10:8>
AN1 Conversion Done	119	111	0x0000F2	IFS6<15>	IEC6<15>	IPC27<14:12>
AN2 Conversion Done	120	112	0x0000F4	IFS7<0>	IEC7<0>	IPC28<2:0>
AN3 Conversion Done	121	113	0x0000F6	IFS7<1>	IEC7<1>	IPC28<6:4>
AN4 Conversion Done	122	114	0x0000F8	IFS7<2>	IEC7<2>	IPC28<10:8>
AN5 Conversion Done	123	115	0x0000FA	IFS7<3>	IEC7<3>	IPC28<14:12>
AN6 Conversion Done	124	116	0x0000FC	IFS7<4>	IEC7<4>	IPC29<2:0>

	Vector	IRQ		Interrupt Bit Location		
Interrupt Source	#	#	IVT Address	Flag	Enable	Priority
AN7 Conversion Done	125	117	0x0000FE	IFS7<5>	IEC7<5>	IPC29<6:4>
Reserved	126-158	118-150	0x000100-0x000140	—	_	—
AN8 Conversion Done	159	151	0x000142	IFS9<7>	IEC9<7>	IPC37<14:12>
AN9 Conversion Done	160	152	0x000144	IFS9<8>	IEC9<8>	IPC38<2:0>
AN10 Conversion Done	161	153	0x000146	IFS9<9>	IEC9<9>	IPC38<6:4>
AN11 Conversion Done	162	154	0x000148	IFS9<10>	IEC9<10>	IPC38<10:8>
Reserved	163-164	155-156	0x00014A-0x00014C	_	_	_
AN14 Conversion Done	165	157	0x00014E	IFS9<13>	IEC9<13>	IPC39<6:4>
Reserved	163-180	155-172	0x00014A-0x00016C	_	_	_
I2C1 – I2C1 Bus Collision	181	173	0x00016E	IFS10<13>	IEC10<13>	IPC43<6:4>
Reserved	182-184	174-176	0x000170-0x000174	—	_	—
ADCMP0 – ADC Digital Comparator 0	185	177	0x000176	IFS11<1>	IEC11<1>	IPC44<6:4>
ADCMP1 – ADC Digital Comparator 1	186	178	0x000178	IFS11<2>	IEC11<2>	IPC44<10:8>
ADFL0 – ADC Filter 0	187	179	0x00017A	IFS11<3>	IEC11<3>	IPC44<14:12>
Reserved	188-253	180-245	0x00017C-0x0001FE			

TABLE 7-1: INTERRUPT VECTOR DETAILS (CONTINUED)

7.3 Interrupt Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

7.3.1 KEY RESOURCES

- "Interrupts" (DS70000600) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

7.4 Interrupt Control and Status Registers

dsPIC33EPXXGS202 family devices implement the following registers for the interrupt controller:

- INTCON1
- INTCON2
- INTCON3
- INTCON4
- INTTREG

7.4.1 INTCON1 THROUGH INTCON4

Global interrupt control functions are controlled from INTCON1, INTCON2, INTCON3 and INTCON4.

INTCON1 contains the Interrupt Nesting Disable bit (NSTDIS), as well as the control and status flags for the processor trap sources.

The INTCON2 register controls external interrupt request signal behavior, contains the Global Interrupt Enable bit (GIE) and the Alternate Interrupt Vector Table Enable bit (AIVTEN).

INTCON3 contains the status flags for the Auxiliary PLL and DO stack overflow status trap sources.

The INTCON4 register contains the Software Generated Hard Trap Status bit (SGHT).

7.4.2 IFSx

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

7.4.3 IECx

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

7.4.4 IPCx

The IPCx registers are used to set the Interrupt Priority Level (IPL) for each source of interrupt. Each user interrupt sources can be assigned to one of seven priority levels.

7.4.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU Interrupt Priority Level, which are latched into the Vector Number (VECNUM<7:0>) and Interrupt Level bits (ILR<3:0>) fields in the INTTREG register. The new Interrupt Priority Level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence as they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having Vector Number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0> and the INT0IP<2:0> bits in the first position of IPC0 (IPC0<2:0>).

7.4.6 STATUS/CONTROL REGISTERS

Although these registers are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. For more information on these registers refer to "CPU" (DS70359) in the "dsPIC33/PIC24 Family Reference Manual".

- The CPU STATUS Register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU Interrupt Priority Level. The user software can change the current CPU Interrupt Priority Level by writing to the IPLx bits.
- The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-3 through Register 7-7 in the following pages.

REGISTER 7-1: SR: CPU STATUS REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/C-0	R/C-0	R-0	R/W-0
OA	OB	SA	SB	OAB	SAB	DA	DC
bit 15							bit 8
R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	N	OV	Z	С
bit 7		•					bit 0

Legend:	C = Clearable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1'= Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits^(2,3)

111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled

- 110 = CPU Interrupt Priority Level is 6 (14)
- 101 = CPU Interrupt Priority Level is 5 (13)
- 100 = CPU Interrupt Priority Level is 4 (12)
- 011 = CPU Interrupt Priority Level is 3 (11)
- 010 = CPU Interrupt Priority Level is 2 (10)
- 001 = CPU Interrupt Priority Level is 1 (9)
- 000 = CPU Interrupt Priority Level is 0 (8)

Note 1: For complete register details, see Register 3-1.

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL, if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- **3:** The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.

REGISTER 7-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0
VAR	—	US1	US0	EDT	DL2	DL1	DL0
bit 15							bit 8

R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	SFA	RND	IF
bit 7							bit 0

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1'= Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 VAR: Variable Exception Processing Latency Control bit 1 = Variable exception processing is enabled

0 = Fixed exception processing is enabled

bit 3 IPL3: CPU Interrupt Priority Level Status bit 3⁽²⁾ 1 = CPU Interrupt Priority Level is greater than 7 0 = CPU Interrupt Priority Level is 7 or less

Note 1: For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE
bit 15							bit 8
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
SFTACERR	DIV0ERR		MATHERR	ADDRERR	STKERR	OSCFAIL	
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpleme	ented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clear	ed	x = Bit is unkr	nown
bit 15	NSTDIS: Inte	errupt Nesting	Disable bit				
		nesting is disa					
	-	nesting is ena					
bit 14			Overflow Trap F	-			
			erflow of Accun y overflow of Ac				
bit 13	-		Overflow Trap F				
			erflow of Accun	-			
			y overflow of Ac				
bit 12	COVAERR:	Accumulator A	Catastrophic C	Overflow Trap Fla	ag bit		
	1 = Trap was	s caused by ca	tastrophic over	flow of Accumula	ator A		
	0 = Trap was	s not caused b	y catastrophic o	verflow of Accur	mulator A		
bit 11			•	Overflow Trap Fla	•		
				flow of Accumula			
bit 10	-		erflow Trap Ena	verflow of Accur			
		erflow of Accun					
	0 = Trap is d						
bit 9			verflow Trap Ena	able bit			
		erflow of Accun	-				
	0 = Trap is d	lisabled					
	COVTE: Cat	tastrophic Ove					
bit 8			rflow Trap Enab	le bit			
bit 8		catastrophic ov	-	le bit nulator A or B is	enabled		
	0 = Trap is d	catastrophic ov lisabled	verflow of Accur	nulator A or B is	enabled		
bit 8 bit 7	0 = Trap is d	catastrophic ov lisabled : Shift Accumu	verflow of Accur	nulator A or B is ıs bit			
	0 = Trap is d SFTACERR 1 = Math err	catastrophic ov lisabled : Shift Accumu or trap was ca	verflow of Accur lator Error Statu used by an inva	nulator A or B is	shift		
	0 = Trap is d SFTACERR 1 = Math err 0 = Math err	catastrophic ov lisabled : Shift Accumu or trap was ca or trap was no	verflow of Accur lator Error Statu used by an inva	nulator A or B is is bit lid accumulator	shift		
bit 7	0 = Trap is d SFTACERR 1 = Math err 0 = Math err DIV0ERR: D 1 = Math err	catastrophic ov lisabled : Shift Accumu or trap was ca or trap was no Divide-by-Zero or trap was ca	verflow of Accur lator Error Statu used by an inva t caused by an i Error Status bit used by a divide	nulator A or B is is bit lid accumulator invalid accumula e-by-zero	shift		
bit 7 bit 6	0 = Trap is d SFTACERR 1 = Math err 0 = Math err DIVOERR: D 1 = Math err 0 = Math err	catastrophic ov lisabled : Shift Accumu or trap was car or trap was no Divide-by-Zero or trap was car or trap was no	verflow of Accur lator Error Statu used by an inva t caused by an i Error Status bit used by a divide t caused by a di	nulator A or B is is bit lid accumulator invalid accumula e-by-zero	shift		
bit 7 bit 6 bit 5	0 = Trap is d SFTACERR 1 = Math err 0 = Math err DIVOERR: D 1 = Math err 0 = Math err Unimpleme	catastrophic ov lisabled : Shift Accumu or trap was cat or trap was no Divide-by-Zero or trap was cat or trap was no nted: Read as	verflow of Accur lator Error Statu used by an inva t caused by an i Error Status bit used by a divide t caused by a divide '0'	nulator A or B is is bit lid accumulator invalid accumula e-by-zero	shift		
bit 7 bit 6	0 = Trap is d SFTACERR 1 = Math err 0 = Math err DIV0ERR: D 1 = Math err 0 = Math err Unimplement MATHERR:	catastrophic ov lisabled : Shift Accumu or trap was car or trap was no Divide-by-Zero or trap was car or trap was no	verflow of Accur lator Error Statu used by an inva t caused by an i Error Status bit used by a divide t caused by a divide '0' tus bit	nulator A or B is is bit lid accumulator invalid accumula e-by-zero	shift		

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 3	ADDRERR: Address Error Trap Status bit
	1 = Address error trap has occurred
	0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	1 = Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	1 = Oscillator failure trap has occurred
	0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0
GIE	DISI	SWTRAP		_	_	_	AIVTEN
bit 15	·						bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—		—	INT2EP	INT1EP	INT0EP
bit 7							bit C
Legend:							
R = Readat	ale bit	W = Writable I	nit	II = I Inimplei	mented bit, read	as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	nown
bit 15	GIE: Global I	nterrupt Enable	bit				
		and associate		enabled			
	0 = Interrupts	are disabled, b	out traps are	still enabled			
bit 14	DISI: DISI Ir	struction Statu	s bit				
		truction is active truction is not a					
bit 13		oftware Trap Sta					
		trap is enabled					
		trap is disabled					
bit 12-9	Unimplemer	ted: Read as '	כי				
bit 8	AIVTEN: Alte	ernate Interrupt	Vector Table	Enable			
		ernate Interrupt					
h # 7 0		ndard Interrupt					
bit 7-3	-	ited: Read as '		t Delevity Celes	4 h : 4		
bit 2		ernal Interrupt 2 on negative edg	•	t Polarity Selec			
	•	on positive edg	•				
bit 1		ernal Interrupt 1		t Polarity Selec	t bit		
		on negative edg		-			
	-	on positive edg					
bit 0		ernal Interrupt 0		t Polarity Selec	t bit		
		on negative edg on positive edg					
		on positive eug					

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

REGISTER 7-5: INTCON3: INTERRUPT CONTROL REGISTER 3

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0				
_	—	_	—	—	—	—	NAE				
bit 15							bit 8				
U-0	U-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0				
_		—	DOOVR	—			APLL				
bit 7							bit 0				
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'					
-n = Value a	at POR	'1' = Bit is se	t	'0' = Bit is cleared x = Bit is unknown							
bit 15-9	Unimplemen	ted: Read as	'0'								
bit 8	NAE: NVM A	ddress Error S	Soft Trap Statu	s bit							
	1 = NVM add	ress error soft	t trap has occu	rred							
	0 = NVM add	ress error sof	t trap has not o	occurred							
bit 7-5	Unimplemen	ted: Read as	'0'								
bit 4	DOOVR: DO	Stack Overflow	w Soft Trap Sta	itus bit							
	1 = DO stack overflow soft trap has occurred										
	0 = DO stack	0 = DO stack overflow soft trap has not occurred									
bit 3-1	Unimplemen	ted: Read as	' 0 '								
bit 0	APLL: Auxilia	ary PLL Loss o	of Lock Soft Tra	ap Status bit							
	1 = APLL loc	1 = APLL lock soft trap has occurred									
	0 = API I loc	k soft tran has	0 = APL I lock soft trap has not occurred								

0 = APLL lock soft trap has not occurred

REGISTER 7-6: INTCON4: INTERRUPT CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—		—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	
—	—	—	—	—	—	—	SGHT	
bit 7			•				bit 0	
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set	:	'0' = Bit is cleared x = Bit is unknown			nown	
bit 15-1	Unimplemented: Read as '0'							
bit 0	SGHT: Softwa	SGHT: Software Generated Hard Trap Status bit						
	1 = Software generated hard trap has occurred							
	0 = Software generated hard trap has not occurred							

REGISTER 7-7: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0		
—	—	—	—	ILR3	ILR2	ILR1	ILR0		
bit 15	bit 15 bit 8								

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
VECNUM7	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0
bit 7	•					·	bit 0

Legend:									
R = Readable bit		W = Writable bit	U = Unimplemented bit, read as '0'						
-n = Value a	t POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 15-12	Unimple	mented: Read as '0'							
bit 11-8	ILR<3:0	>: New CPU Interrupt Priority	Level bits						
		CPU Interrupt Priority Level is							
	•								
	•								
	•								
	0001 = CPU Interrupt Priority Level is 1								
	0000 = CPU Interrupt Priority Level is 0								
bit 7-0	VECNUM<7:0>: Vector Number of Pending Interrupt bits								
	11111111 = 255, Reserved; do not use								
	•								
	•								
	•								
	00001001 = 9, IC1 – Input Capture 1 00001000 = 8, INT0 – External Interrupt 0								
	00001000 = 8, IN 10 – External interrupt 0 00000111 = 7, Reserved; do not use								
	00000110 = 6, Generic soft error trap								
	00000101 = 5, Reserved; do not use								
	00000100 = 4, Math error trap								
		11 = 3, Stack error trap							
		10 = 2, Generic hard trap							
		01 = 1, Address error trap							
	000000	00 = 0, Oscillator fail trap							

NOTES:

8.0 OSCILLATOR CONFIGURATION


- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Oscillator Module" (DS70005131) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com)
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXGS202 family oscillator system provides:

- On-chip Phase-Locked Loop (PLL) to boost internal operating frequency on select internal and external oscillator sources
- On-the-fly clock switching between various clock sources
- · Doze mode for system power savings
- Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- · Configuration bits for clock source selection
- Auxiliary PLL for ADC and PWM

A simplified diagram of the oscillator system is shown in Figure 8-1.





8.1 CPU Clocking System

The dsPIC33EPXXGS202 family of devices provides six system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with Phase-Locked Loop (PLL)
- FRC Oscillator with Postscaler
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- · Low-Power RC (LPRC) Oscillator

Instruction execution speed or device operating frequency, FCY, is given by Equation 8-1.


EQUATION 8-1: DEVICE OPERATING FREQUENCY

FCY = FOSC/2

Figure 8-2 is a block diagram of the PLL module.

Equation 8-2 provides the relationship between input frequency (FIN) and output frequency (FPLLO).

Equation 8-3 provides the relationship between input frequency (FIN) and VCO frequency (Fvco).



EQUATION 8-2: FPLLO CALCULATION

$$FPLLO = FIN \times \left(\frac{M}{N1 \times N2}\right) = FIN \times \left(\frac{(PLLDIV < 8:0 > + 2)}{(PLLPRE < 4:0 > + 2) \times 2(PLLPOST < 1:0 > + 1)}\right)$$

Where: N1 = PLLPRE<4:0> + 2 N2 = 2 x (PLLPOST<1:0> + 1) M = PLLDIV<8:0> + 2

EQUATION 8-3: Fvco CALCULATION

$$FVCO = FIN \times \left(\frac{M}{N1}\right) = FIN \times \left(\frac{PLLDIV < 8:0 > + 2}{PLLPRE < 4:0 > + 2}\right)$$

TABLE 8-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	See Notes
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	XX	111	1, 2
Fast RC Oscillator with Divide-by-16	Internal	XX	110	1
Low-Power RC Oscillator (LPRC)	Internal	XX	101	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	
Primary Oscillator (EC) with PLL (ECPLL)	Primary	0.0	011	1
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	0.0	010	1
Fast RC Oscillator (FRC) with Divide-by-N and PLL (FRCPLL)	Internal	XX	001	1
Fast RC Oscillator (FRC)	Internal	XX	000	1

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

8.2 Auxiliary Clock Generation

The auxiliary clock generation is used for peripherals that need to operate at a frequency unrelated to the system clock, such as PWM or ADC.

The primary oscillator and internal FRC oscillator sources can be used with an Auxiliary PLL (APLL) to obtain the auxiliary clock. The Auxiliary PLL has a fixed 16x multiplication factor.

The auxiliary clock has the following configuration restrictions:

- For proper PWM operation, auxiliary clock generation must be configured for 120 MHz (see Parameter OS56 in Section 25.0 "Electrical Characteristics"). If a slower frequency is desired, the PWM Input Clock Prescaler (Divider) Select bits (PCLKDIV<2:0>) should be used.
- To achieve 1.04 ns PWM resolution, the auxiliary clock must use the 16x Auxiliary PLL (APLL). All other clock sources will have a minimum PWM resolution of 8 ns.
- If the primary PLL is used as a source for the auxiliary clock, the primary PLL should be configured up to a maximum operation of 30 MIPS or less.

8.3 Oscillator Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

8.3.1 KEY RESOURCES

- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

8.4 Oscillator Control Registers

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y
_	COSC2	COSC1	COSC0	_	NOSC2 ⁽²⁾	NOSC1 ⁽²⁾	NOSC0 ⁽²⁾
bit 15							bit 8
R/W-0	R/W-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0
CLKLOCK	IOLOCK	LOCK	_	CF ⁽³⁾	—	—	OSWEN
bit 7							bit 0

Legend:	y = Value set from Configuration bits on POR					
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15	Unimplemented: Read as '0'
bit 14-12	COSC<2:0>: Current Oscillator Selection bits (read-only)
	111 = Fast RC Oscillator (FRC) with Divide-by-n
	110 = Fast RC Oscillator (FRC) with Divide-by-16
	101 = Low-Power RC Oscillator (LPRC) 100 = Reserved
	011 = Primary Oscillator (XT, HS, EC) with PLL
	010 = Primary Oscillator (XT, HS, EC)
	001 = Fast RC Oscillator (FRC) with Divide-by-N and PLL (FRCPLL)
	000 = Fast RC Oscillator (FRC)
bit 11	Unimplemented: Read as '0'
bit 10-8	NOSC<2:0>: New Oscillator Selection bits ⁽²⁾
	111 = Fast RC Oscillator (FRC) with Divide-by-n
	110 = Fast RC Oscillator (FRC) with Divide-by-16
	101 = Low-Power RC Oscillator (LPRC) 100 = Reserved
	011 = Primary Oscillator (XT, HS, EC) with PLL
	010 = Primary Oscillator (XT, HS, EC)
	001 = Fast RC Oscillator (FRC) with Divide-by-N and PLL (FRCPLL)
	000 = Fast RC Oscillator (FRC)
bit 7	CLKLOCK: Clock Lock Enable bit
	1 = If (FCKSM0 = 1), then clock and PLL configurations are locked; if (FCKSM0 = 0), then clock and PLL configurations may be modified
	0 = Clock and PLL selections are not locked, configurations may be modified
bit 6	IOLOCK: I/O Lock Enable bit
	1 = I/O lock is active
	0 = I/O lock is not active
bit 5	LOCK: PLL Lock Status bit (read-only)
	1 = Indicates that PLL is in lock or PLL start-up timer is satisfied
	0 = Indicates that PLL is out of lock, start-up timer is in progress or PLL is disabled
Note 1:	Writes to this register require an unlock sequence.
2:	Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permit-
	ted. This applies to clock switches in either direction. In these instances, the application must switch to
	FRC mode as a transitional clock source between the two PLL modes.
0 .	This bit should pull be alread in a floren. Oatting the bit is a florence (- 4) will have the agree offert as an

3: This bit should only be cleared in software. Setting the bit in software (= 1) will have the same effect as an actual oscillator failure and trigger an oscillator failure trap.

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 4 Unimplemented: Read as '0'
- bit 3 **CF:** Clock Fail Detect bit⁽³⁾
 - 1 = FSCM has detected a clock failure
 - 0 = FSCM has not detected a clock failure
- bit 2-1 Unimplemented: Read as '0'
- bit 0 OSWEN: Oscillator Switch Enable bit
 - 1 = Requests oscillator switch to selection specified by the NOSC<2:0> bits
 - 0 = Oscillator switch is complete
- **Note 1:** Writes to this register require an unlock sequence.
 - 2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transitional clock source between the two PLL modes.
 - **3:** This bit should only be cleared in software. Setting the bit in software (= 1) will have the same effect as an actual oscillator failure and trigger an oscillator failure trap.

		V. CLOCK D		SISTER			
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
ROI	DOZE2 ⁽¹⁾	DOZE1 ⁽¹⁾	DOZE0 ⁽¹⁾	DOZEN ^(2,3)	FRCDIV2	FRCDIV1	FRCDIV0
bit 15							bit 8
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PLLPOST1	PLLPOST0		PLLPRE4	PLLPRE3	PLLPRE2	PLLPRE1	PLLPRE0
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	1 = Interrupts to 1:1	on Interrupt b will clear the have no effec	DOZEN bit ar		or clock, and th	e peripheral clo	ock ratio is se
bit 14-12	DOZE<2:0>: Processor Clock Reduction Select bits ⁽¹⁾ 111 = FcY divided by 128 110 = FcY divided by 64 101 = FcY divided by 32 100 = FcY divided by 16 011 = FcY divided by 8 (default) 010 = FcY divided by 4 001 = FcY divided by 2 000 = FcY divided by 1						
bit 11	1 = DOZE<2:		es the ratio be			nd the process	or clocks
bit 10-8	 1 = DOZE<2:0> field specifies the ratio between the peripheral clocks and the processor clocks 0 = Processor clock and peripheral clock ratio is forced to 1:1 FRCDIV<2:0>: Internal Fast RC Oscillator Postscaler bits 111 = FRC divided by 256 110 = FRC divided by 64 101 = FRC divided by 32 100 = FRC divided by 16 011 = FRC divided by 8 010 = FRC divided by 4 001 = FRC divided by 4 001 = FRC divided by 2 000 = FRC divided by 1 (default) 						
bit 7-6					caler)		
bit 5	-	ted: Read as '	0'				
DC	e DOZE<2:0> b DZE<2:0> are ig	nored.				OZEN = 1, any	writes to
	s bit is cleared			-			
3. The	DOZEN hit ca	nnot ne set it l'	ルフレーマン ()> ニュ	000 ITI)()/H<	y(u) = 000 anv	/ attempt hv ue	or comward to

3: The DOZEN bit cannot be set if DOZE<2:0> = 000. If DOZE<2:0> = 000, any attempt by user software to set the DOZEN bit is ignored.

REGISTER 8-2: CLKDIV: CLOCK DIVISOR REGISTER (CONTINUED)

bit 4-0

REGISTER 8-3:

bit 7

PLLPRE<4:0>: PLL Phase Detector Input Divider Select bits (also denoted as 'N1', PLL prescaler) 11111 = Input divided by 33

- 00001 = Input divided by 3
- 00000 = Input divided by 2 (default)
- Note 1: The DOZE<2:0> bits can only be written to when the DOZEN bit is clear. If DOZEN = 1, any writes to DOZE<2:0> are ignored.
 - 2: This bit is cleared when the ROI bit is set and an interrupt occurs.
 - 3: The DOZEN bit cannot be set if DOZE<2:0> = 000. If DOZE<2:0> = 000, any attempt by user software to set the DOZEN bit is ignored.

U-0 U-0 U-0 U-0 U-0 U-0 U-0 R/W-0 PLLDIV8 ___ bit 15 R/W-0 R/W-0 R/W-1 R/W-1 R/W-0 R/W-0 R/W-0 R/W-0 PLLDIV<7:0>

PLLFBD: PLL FEEDBACK DIVISOR REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 8-0 PLLDIV<8:0>: PLL Feedback Divisor bits (also denoted as 'M', PLL multiplier) 111111111 = 513 . 000110000 = 50 (default) 00000010 = 4 00000001 = 3 000000000 = 2

bit 8

bit 0

REGISTER 8-4: OSCTUN: FRC OSCILLATOR TUNING REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	
bit 15							bit 8
F							
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—			TUN	N<5:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-6	Unimplemen	ted: Read as '	0'				
bit 5-0	TUN<5:0>: F	RC Oscillator T	uning bits				
		aximum frequer			77 MHz)		
	011110 = Ce	nter frequency	+ 1.41% (7.4	74 MHz)			
	•						
	•						
		nter frequency					
		nter frequency					
	1111111 = Ce	enter frequency	- 0.047% (7.3	367 MHZ)			
	•						
	•						
		nter frequency nimum frequen		,	MH-7)		
	100000 – IVIII	innun nequen	cy ueviation 0	1.5% (1.259	IVII IZ)		

REGISTER 8-5: ACLKCON: AUXILIARY CLOCK DIVISOR CONTROL REGISTER

R/W-0	R-0	R/W-1	U-0	U-0	R/W-1	R/W-1	R/W-1
ENAPLL	APLLCK	SELACLK	_	_	APSTSCLR2	APSTSCLR1	APSTSCLR0
bit 15							bit 0
D 444 0	DAA/ A						
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
ASRCSEL	FRCSEL			—			—
bit 7							
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimplei	mented bit, read	l as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	ENAPLL: Au 1 = APLL is e 0 = APLL is c		ble bit				
bit 14	1 = Indicates	PLL Locked State that the Auxilian that the Auxilian	y PLL is in lo	ock			
bit 13		Select Auxiliary (•			
		oscillators provi PLL (Fvco) prov					
bit 12-11	Unimplemen	ited: Read as 'd	,				
bit 10-8	APSTSCLR<	2:0>: Auxiliary	Clock Output	Divider bits			
	111 = Dividea 110 = Dividea 101 = Dividea 100 = Dividea 011 = Dividea 010 = Dividea 001 = Dividea 000 = Dividea	d by 2 d by 4 d by 8 d by 16 d by 32 d by 64					
bit 7		Select Reference		ce for Auxiliary	Clock bit		
		oscillator is the c input is selected					
bit 6		lect Reference		for Auxiliary F	PLL bit		
		RC clock for Au	,				
	-	ck source is dete	-	ie ASRCSEL b	oit setting		
bit 5-0	Unimplemen	ited: Read as '0	, ·				

REGISTER 8-6: LFSR: LINEAR FEEDBACK SHIFT REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
				LFSR<14:8>	>			
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			LFS	R<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	e bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				

bit 15 Unimplemented: Read as '0'

bit 14-0 LFSR<14:0>: Pseudorandom Data bits

NOTES:

9.0 POWER-SAVING FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Watchdog Timer and Power-Saving Modes" (DS70615) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com)
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXGS202 family devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of peripherals being clocked constitutes lower consumed power.

dsPIC33EPXXGS202 family devices can manage power consumption in four ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- · Software-Controlled Doze mode
- · Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

EXAMPLE 9-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP_MODE ; Put the device into Sleep mode
PWRSAV #IDLE MODE ; Put the device into Idle mode

9.1 Clock Frequency and Clock Switching

The dsPIC33EPXXGS202 family devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSCx bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in Section 8.0 "Oscillator Configuration".

9.2 Instruction-Based Power-Saving Modes

The dsPIC33EPXXGS202 family devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 9-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

9.2.1 SLEEP MODE

The following occur in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals can continue to operate. This includes items such as the Input Change Notification on the I/O ports, or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device wakes up from Sleep mode on any of the these events:

- Any interrupt source that is individually enabled
- · Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

For optimal power savings, the internal regulator and the Flash regulator can be configured to go into standby when Sleep mode is entered by clearing the VREGS (RCON<8>) and VREGSF (RCON<11>) bits (default configuration).

If the application requires a faster wake-up time, and can accept higher current requirements, the VREGS (RCON<8>) and VREGSF (RCON<11>) bits can be set to keep the internal regulator and the Flash regulator active during Sleep mode.

9.2.2 IDLE MODE

The following occur in Idle mode:

- The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 9.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device wakes from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- · Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction or the first instruction in the ISR.

All peripherals also have the option to discontinue operation when Idle mode is entered to allow for increased power savings. This option is selectable in the control register of each peripheral (for example, the TSIDL bit in the Timer1 Control register (T1CON<13>).

9.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

9.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, this cannot be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

9.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMDx control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have any effect and read values are invalid.

A peripheral module is enabled only if both the associated bit in the PMDx register is cleared and the peripheral is supported by the specific dsPIC[®] DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMDx bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMDx bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation).

9.5 Power-Saving Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

9.5.1 KEY RESOURCES

- "Watchdog Timer and Power-Saving Modes" (DS70615) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	
—	—	T3MD	T2MD	T1MD	—	PWMMD	—	
bit 15							bit 8	
R/W-0	U-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	
I2C1MD		U1MD	<u> </u>	SPI1MD			ADCMD	
bit 7		•••••					bit (
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit re	ad as '0'		
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	iown	
				0 2.1.0 0.0				
bit 15-14	Unimpleme	nted: Read as '	o'					
bit 13	T3MD: Time	er3 Module Disat	ole bit					
		nodule is disable						
h:+ 40		nodule is enable						
bit 12		r2 Module Disat nodule is disable						
	-	nodule is enable						
bit 11	T1MD: Time	r1 Module Disat	ole bit					
	-	nodule is disable						
h:+ 10		nodule is enable						
bit 10	-	nted: Read as '						
bit 9		WMx Module Dis nodule is disable						
		nodule is enable						
bit 8	Unimpleme	nted: Read as '	o '					
bit 7	12C1MD: 120	C1 Module Disat	ole bit					
		dule is disabled						
		dule is enabled						
bit 6	-	nted: Read as '						
bit 5		J1MD: UART1 Module Disable bit = UART1 module is disabled						
		module is disabl						
bit 4		nted: Read as '						
bit 3	-	PI1 Module Disal						
		odule is disabled odule is enabled						
bit 2-1	Unimpleme	nted: Read as ') '					
bit 0	•	DC Module Disal						
	1 = ADC mo	dule is disabled						
	0 = ADC mc	dule is enabled						

REGISTER 9-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2

Legend:							
bit 7							bit 0
—	_	—	—	_			OC1MD
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
bit 15		•					bit 8
—	_	—	—	—	_	_	IC1MD
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-9	Unimplemented: Read as '0'
bit 8	IC1MD: Input Capture 1 Module Disable bit
	 1 = Input Capture 1 module is disabled 0 = Input Capture 1 module is enabled
bit 7-1	Unimplemented: Read as '0'
bit 0	OC1MD: Output Compare 1 Module Disable bit
	1 = Output Compare 1 module is disabled
	0 = Output Compare 1 module is enabled

REGISTER 9-3: PMD3: PERIPHERAL MODULE DISABLE CONTROL REGISTER 3

U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	U-0
—	—	—	—	—	CMPMD	—	—
bit 15			•		•		bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11 Unimplemented: Read as '0'

bit 10 CMPMD: Comparator Module Disable bit

1 = Comparator module is disabled

0 = Comparator module is enabled

bit 9-0 Unimplemented: Read as '0'

REGISTER 9-4: PMD6: PERIPHERAL MODULE DISABLE CONTROL REGISTER 6								
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
	—	—	_	—	PWM3MD	PWM2MD	PWM1MD	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—		—	_	_	—	—	—	
bit 7							bit 0	
l								
Legend:								
R = Readal	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			iown	
bit 15-11	Unimplement	ted: Read as '	0'					
bit 10	PWM3MD: P\	NM3 Module E	Disable bit					
		odule is disable						
	0 = PWM3 mo	odule is enable	ed					
bit 9	PWM2MD: P\	NM2 Module E	Disable bit					
	1 = PWM2 module is disabled							
	0 = PWM2 module is enabled		-					
bit 8	PWM1MD: P\	WM1 Module E	Disable bit					
		odule is disable						
		odule is enable						
bit 7-0	Unimplement	ted: Read as '	0'					

REGISTER 9-4: PMD6: PERIPHERAL MODULE DISABLE CONTROL REGISTER 6

REGISTER	R 9-5: PMD7	: PERIPHER			ONTROL RE	GISTER 7	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
	—	—	_	—	—	CMP2MD	CMP1MD
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
—		—	—		—	PGA1MD	—
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15-10	Unimplement	ted: Read as '	0'				
bit 9	-			Module Disable	e bit		
	1 = CMP2 mo	dule is disable dule is enable	d				
bit 8	CMP1MD: Co	mparator Chai	nnel 1 (CMP1)	Module Disable	e bit		
	1 = CMP1 mo	dule is disable	d				

	1 = CMP1 module is disabled0 = CMP1 module is enabled
bit 7-2	Unimplemented: Read as '0'
bit 1	PGA1MD: PGA1 Module Disable bit
	1 = PGA1 module is disabled
	0 = PGA1 module is enabled
bit 0	Unimplemented: Read as '0'

REGISTER 9-6: PMD8: PERIPHERAL MODULE DISABLE CONTROL REGISTER 8

U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	U-0
_	—	—	—	—	PGA2MD	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7 bit 0							
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown		nown		
bit 15-11	Unimplemented: Read as '0'						
bit 10	PGA2MD: PGA2 Module Disable bit						
	1 = PGA2 module is disabled						
	0 = PGA2 module is enabled						
bit 9-0 Unimplemented: Read as '0'							

NOTES:

10.0 I/O PORTS

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "I/O Ports" (DS70000598) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Many of the device pins are shared among the peripherals and the Parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

10.1 Parallel I/O (PIO) Ports

Generally, a Parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 10-1 illustrates how ports are shared with other peripherals and the associated I/O pin to which they are connected.


When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have eight registers directly associated with their operation as digital I/Os. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx), read the latch. Writes to the latch, write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device are disabled. This means the corresponding LATx and TRISx registers, and the port pin are read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.





© 2015 Microchip Technology Inc.

10.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORTx, LATx and TRISx registers for data control, port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs other than VDD by using external pull-up resistors. The maximum open-drain voltage allowed on any pin is the same as the maximum VIH specification for that particular pin.

See the **"Pin Diagrams"** section for the available 5V tolerant pins and Table 25-11 for the maximum VIH specification for each pin.

10.2 Configuring Analog and Digital Port Pins

The ANSELx register controls the operation of the analog port pins. The port pins that are to function as analog inputs or outputs must have their corresponding ANSELx and TRISx bits set. In order to use port pins for I/O functionality with digital modules, such as timers, UART, etc., the corresponding ANSELx bit must be cleared.

The ANSELx register has a default value of 0xFFFF; therefore, all pins that share analog functions are analog (not digital) by default.

Pins with analog functions affected by the ANSELx registers are listed with a buffer type of analog in the Pinout I/O Descriptions (see Table 1-1).

If the TRISx bit is cleared (output) while the ANSELx bit is set, the digital output level (VOH or VOL) is converted by an analog peripheral, such as the ADC module or comparator module.

When the PORTx register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin, defined as a digital input (including the ANx pins), can cause the input buffer to consume current that exceeds the device specifications.

10.2.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP, as shown in Example 10-1.

10.3 Input Change Notification (ICN)

The Input Change Notification function of the I/O ports allows devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature can detect input Change-of-States even in Sleep mode, when the clocks are disabled. Every I/O port pin can be selected (enabled) for generating an interrupt request on a Change-of-State.

Three control registers are associated with the ICN functionality of each I/O port. The CNENx registers contain the ICN interrupt enable control bits for each of the input pins. Setting any of these bits enables an ICN interrupt for the corresponding pins.

Each I/O pin also has a weak pull-up and a weak pull-down connected to it. The pull-ups and pulldowns act as a current source, or sink source, connected to the pin, and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups and pull-downs are enabled separately, using the CNPUx and the CNPDx registers, which contain the control bits for each of the pins. Setting any of the control bits enables the weak pull-ups and/or pull-downs for the corresponding pins.

Note:	Pull-ups and pull-downs on Input Change		
	Notification pins should always be		
	disabled when the port pin is configured		
	as a digital output.		

EAAIVIFLE IV-I. FURI VVRIIE/READ	EXAMPLE 10-1:	PORT WRITE/READ
----------------------------------	---------------	-----------------

MOV 0xH	FF00, W0 ;	Configure PORTB<15:8>
	;	as inputs
MOV W0,	, TRISB ;	and PORTB<7:0>
	;	as outputs
NOP	;	Delay 1 cycle
BTSS POF	RTB, #13 ;	Next Instruction

10.4 Peripheral Pin Select (PPS)

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient work arounds in application code, or a complete redesign, may be the only option.

Peripheral Pin Select configuration provides an alternative to these choices by enabling peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The Peripheral Pin Select configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to any one of these I/O pins. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

10.4.1 AVAILABLE PINS

The number of available pins is dependent on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the label, "RPn", in their full pin designation, where "n" is the remappable pin number. "RPn" is used to designate pins that support both remappable input and output functions.

10.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the Peripheral Pin Select are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer-related peripherals (input capture and output compare) and interrupt-on-change inputs. In comparison, some digital only peripheral modules are never included in the Peripheral Pin Select feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. One example includes I^2C^{TM} modules. A similar requirement excludes all modules with analog inputs, such as the ADC Converter.

A key difference between remappable and nonremappable peripherals is that remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/Os and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

10.4.3 CONTROLLING PERIPHERAL PIN SELECT

Peripheral Pin Select features are controlled through two sets of SFRs: one to map peripheral inputs and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.


The association of a peripheral to a peripheralselectable pin is handled in two different ways, depending on whether an input or output is being mapped.

10.4.4 INPUT MAPPING

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 10-1 through Register 10-15). Each register contains sets of 8-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 8-bit value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of Peripheral Pin Selections supported by the device.

For example, Figure 10-2 illustrates remappable pin selection for the U1RX input.

FIGURE 10-2: REMAPPABLE INPUT FOR U1RX



10.4.4.1 Virtual Connections

The dsPIC33EPXXGS202 devices support six virtual RPn pins (RP176-RP181), which are identical in functionality to all other RPn pins, with the exception of pinouts. These six pins are internal to the devices and are not connected to a physical device pin.

These pins provide a simple way for inter-peripheral connection without utilizing a physical pin. For example, the output of the analog comparator can be connected to RP176 and the PWM Fault input can be configured for RP176 as well. This configuration allows the analog comparator to trigger PWM Faults without the use of an actual physical pin on the device.

Input Name ⁽¹⁾	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<7:0>
External Interrupt 2	INT2	RPINR1	INT2R<7:0>
Timer1 External Clock	T1CK	RPINR2	T1CKR<7:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<7:0>
Timer3 External Clock	T3CK	RPINR3	T3CKR<7:0>
Input Capture 1	IC1	RPINR7	IC1R<7:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<7:0>
PWM Fault 1	FLT1	RPINR12	FLT1R<7:0>
PWM Fault 2	FLT2	RPINR12	FLT2R<7:0>
PWM Fault 3	FLT3	RPINR13	FLT3R<7:0>
PWM Fault 4	FLT4	RPINR13	FLT4R<7:0>
UART1 Receive	U1RX	RPINR18	U1RXR<7:0>
UART1 Clear-to-Send	U1CTS	RPINR18	U1CTSR<7:0>
SPI1 Data Input	SDI1	RPINR20	SDI1R<7:0>
SPI1 Clock Input	SCK1	RPINR20	SCK1R<7:0>
SPI1 Slave Select	SS1	RPINR21	SS1R<7:0>
PWM Synchronous Input 1	SYNCI1	RPINR37	SYNCI1R<7:0>
PWM Synchronous Input 2	SYNCI2	RPINR38	SYNCI2R<7:0>
PWM Fault 5	FLT5	RPINR42	FLT5R<7:0>
PWM Fault 6	FLT6	RPINR42	FLT6R<7:0>
PWM Fault 7	FLT7	RPINR43	FLT7R<7:0>
PWM Fault 8	FLT8	RPINR43	FLT8R<7:0>

TABLE 10-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)


Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

10.4.5 OUTPUT MAPPING

In contrast to inputs, the outputs of the Peripheral Pin Select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Each register contains sets of 6-bit fields, with each set associated with one RPn pin (see Register 10-16 through Register 10-26). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 10-2 and Figure 10-3).

A null output is associated with the Output register Reset value of '0'. This is done to ensure that remappable outputs remain disconnected from all output pins by default.





10.4.5.1 Mapping Limitations

The control schema of the peripheral select pins is not limited to a small range of fixed peripheral configurations. There are no mutual or hardware-enforced lockouts between any of the peripheral mapping SFRs. Literally any combination of peripheral mappings across any or all of the RPn pins is possible. This includes both many-to-one and one-to-many mappings of peripheral inputs, and outputs to pins. While such mappings may be technically possible from a configuration point of view, they may not be supportable from an electrical point of view.

TABLE 10-2: OUTPUT SELECTION FOR REMAPPABLE PINS (RPn)

Function	RPnR<5:0>	Output Name
Default PORT	000000	RPn tied to Default Pin
U1TX	000001	RPn tied to UART1 Transmit
U1RTS/BCLK	000010	RPn tied to UART1 Request-to-Send
SDO1	000101	RPn tied to SPI1 Data Output
SCK1	000110	RPn tied to SPI1 Clock Output
SS1	000111	RPn tied to SPI1 Slave Select
OC1	010000	RPn tied to Output Compare 1 Output
ACMP1	011000	RPn tied to Analog Comparator 1 Output
ACMP2	011001	RPn tied to Analog Comparator 2 Output
SYNCO1	101101	RPn tied to PWM Primary Master Time Base Sync Output
SYNCO2	101110	RPn tied to PWM Secondary Master Time Base Sync Output

10.5 I/O Helpful Tips

- 1. In some cases, certain pins, as defined in Table 25-11 under "Injection Current", have internal protection diodes to VDD and Vss. The term, "Injection Current", is also referred to as "Clamp Current". On designated pins, with sufficient external current-limiting precautions by the user, I/O pin input voltages are allowed to be greater or less than the data sheet absolute maximum ratings, with respect to the Vss and VDD supplies. Note that when the user application forward biases either of the high or low side internal input clamp diodes, that the resulting current being injected into the device, that is clamped internally by the VDD and Vss power rails, may affect the ADC accuracy by four to six counts.
- 2. I/O pins that are shared with any analog input pin (i.e., ANx) are always analog pins by default after any Reset. Consequently, configuring a pin as an analog input pin automatically disables the digital input pin buffer and any attempt to read the digital input level by reading PORTx or LATx will always return a '0', regardless of the digital logic level on the pin. To use a pin as a digital I/O pin on a shared ANx pin, the user application needs to configure the Analog Pin Configuration registers in the I/O ports module (i.e., ANSELx) by setting the appropriate bit that corresponds to that I/O port pin to a '0'.
- **Note:** Although it is not possible to use a digital input pin when its analog function is enabled, it is possible to use the digital I/O output function, TRISx = 0x0, while the analog function is also enabled. However, this is not recommended, particularly if the analog input is connected to an external analog voltage source, which would create signal contention between the analog signal and the output pin driver.

- 3. Most I/O pins have multiple functions. Referring to the device pin diagrams in this data sheet, the priorities of the functions allocated to any pins are indicated by reading the pin name from left-to-right. The left most function name takes precedence over any function to its right in the naming convention. For example: AN16/T2CK/T7CK/RC1. This indicates that AN16 is the highest priority in this example and will supersede all other functions to its right in the list. Those other functions to its right, even if enabled, would not work as long as any other function to its left was enabled. This rule applies to all of the functions listed for a given pin.
- 4. Each pin has an internal weak pull-up resistor and pull-down resistor that can be configured using the CNPUx and CNPDx registers, respectively. These resistors eliminate the need for external resistors in certain applications. The internal pull-up is up to ~(VDD – 0.8), not VDD. This value is still above the minimum VIH of CMOS and TTL devices.
- 5. When driving LEDs directly, the I/O pin can source or sink more current than what is specified in the VOH/IOH and VOL/IOL DC characteristics specification. The respective IOH and IOL current rating only applies to maintaining the corresponding output at or above the VOH, and at or below the VOL levels. However, for LEDs, unlike digital inputs of an externally connected device, they are not governed by the same minimum VIH/VIL levels. An I/O pin output can safely sink or source any current less than that listed in the Absolute Maximum Ratings in Section 25.0 "Electrical Characteristics" of this data sheet. For example:

VOH = 2.4v @ IOH = -8 mA and VDD = 3.3VThe maximum output current sourced by any 8 mA I/O pin = 12 mA.

LED source current < 12 mA is technically permitted.

- 6. The Peripheral Pin Select (PPS) pin mapping rules are as follows:
 - a) Only one "output" function can be active on a given pin at any time, regardless if it is a dedicated or remappable function (one pin, one output).
 - b) It is possible to assign a "remappable output" function to multiple pins and externally short or tie them together for increased current drive.
 - c) If any "dedicated output" function is enabled on a pin, it will take precedence over any remappable "output" function.
 - d) If any "dedicated digital" (input or output) function is enabled on a pin, any number of "input" remappable functions can be mapped to the same pin.
 - e) If any "dedicated analog" function(s) are enabled on a given pin, "digital input(s)" of any kind will all be disabled, although a single "digital output", at the user's cautionary discretion, can be enabled and active as long as there is no signal contention with an external analog input signal. For example, it is possible for the ADC to convert the digital output logic level, or to toggle a digital output on a comparator or ADC input, provided there is no external analog input, such as for a built-in self-test.
 - f) Any number of "input" remappable functions can be mapped to the same pin(s) at the same time, including to any pin with a single output from either a dedicated or remappable "output".
 - g) The TRISx registers control only the digital I/O output buffer. Any other dedicated or remappable active "output" will automatically override the TRISx setting. The TRISx register does not control the digital logic "input" buffer. Remappable digital "inputs" do not automatically override TRISx settings, which means that the TRISx bit must be set to input for pins with only remappable input function(s) assigned
 - h) All analog pins are enabled by default after any Reset and the corresponding digital input buffer on the pin has been disabled. Only the Analog Pin Select (ANSELx) registers control the digital input buffer, *not* the TRISx register. The user must disable the analog function on a pin using the Analog Pin Select registers in order to use any "digital input(s)" on a corresponding pin, no exceptions.

10.6 I/O Ports Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

10.6.1 KEY RESOURCES

- "I/O Ports" (DS70000598) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

10.7 Peripheral Pin Select Registers

REGISTER 10-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INT1R	<7:0>			
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—			—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 INT1R<7:0>: Assign External Interrupt 1 (INT1) to the Corresponding RPn Pin bits 10110101 = Input tied to RP181 10110100 = Input tied to RP180 . . 00000001 = Input tied to RP1 00000000 = Input tied to Vss bit 7-0 Unimplemented: Read as '0'

REGISTER 10-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	-	—	_	—	_	
15						bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		INT2F	R<7:0>				
it 7					bit 0		
e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
POR	'1' = Bit is set	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
Unimplemented: Read as '0'							
Unimplemen	ted: Read as ')'					
-			INT2) to the Co	orresponding RI	Pn Pin bits		
INT2R<7:0>: 10110101 =	Assign Externa Input tied to RF	al Interrupt 2 (2181	INT2) to the Co	orresponding RF	Pn Pin bits		
INT2R<7:0>: 10110101 =	Assign Externa	al Interrupt 2 (2181	INT2) to the Co	orresponding RF	Pn Pin bits		
INT2R<7:0>: 10110101 =	Assign Externa Input tied to RF	al Interrupt 2 (2181	INT2) to the Co	prresponding RF	Pn Pin bits		
INT2R<7:0>: 10110101 =	Assign Externa Input tied to RF	al Interrupt 2 (2181	INT2) to the Co	prresponding RF	Pn Pin bits		
INT2R<7:0>: 10110101 = 10110100 =	Assign Externa Input tied to RF	al Interrupt 2 (2181 2180	INT2) to the Co	prresponding RF	Pn Pin bits		
	R/W-0	R/W-0 R/W-0 e bit W = Writable I POR '1' = Bit is set	R/W-0 R/W-0 R/W-0 INT2F	— — — — R/W-0 R/W-0 R/W-0 INT2R<7:0> e bit W = Writable bit U = Unimplem	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 INT2R<7:0>	- - - - R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 INT2R<7:0> U U U U U Events U U Events U <t< td=""></t<>	

REGISTER 10-3: RPINR2: PERIPHERAL PIN SELECT INPUT REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			T1CK	R<7:0>			
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	_	—	_	_	_	—
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	It POR	'1' = Bit is set	1' = Bit is set		'0' = Bit is cleared		iown
bit 15-8	T1CKR<7:0	>: Assign Timer	1 External Clo	ock (T1CK) to t	he Correspondi	ing RPn Pin bits	3
		= Input tied to R		, , , , , , , , , , , , , , , , , , ,	•	0	
		= Input tied to R					
	•						
	•						
	•						
	00000001 =	= Input tied to R	P1				
		= Input tied to V					
bit 7-0	Unimpleme	nted: Read as	ʻ0 '				
	•						

						-	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T3CKR7	T3CKR6	T3CKR5	T3CKR4	T3CKR3	T3CKR2	T3CKR1	T3CKR0
bit 15							bit 8
DAMO	DAVO	DAMA	DAMA		DAMA	DAALO	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T2CKR7	T2CKR6	T2CKR5	T2CKR4	T2CKR3	T2CKR2	T2CKR1	T2CKR0
bit 7							bit (
Legend:							
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'							
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
	10110100 = • • • • •	Input tied to RI Input tied to RI nput tied to RP nput tied to Vss	P180 1				
bit 7-0	10110101 =	 Assign Timer Input tied to RI Input tied to RI 	2181 2180	ock (T2CK) to th	ne Correspondi	ng RPn Pin bit:	5

REGISTER 10-4: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

REGISTER 10-5: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			IC1R	<7:0>			
bit 7						bit 0	
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-8	Unimplemen	ted: Read as '	כי				
bit 7-0	IC1R<7:0>: A	ssign Input Ca	pture 1 (IC1)	to the Corresp	onding RPn Pin	bits	
	10110101 =	Input tied to RF	P181				
	10110100 =	Input tied to RF	P180				
	•						
	•						
	•						
		Input tied to RF					
	00000000 =	Input tied to Vs	S				

REGISTER 10-6: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	—	—	_	—	—	—	—		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			OCFA	R<7:0>					
bit 7							bit (
Legend:									
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'			
-n = Value at	t POR	'1' = Bit is set	t	'0' = Bit is cleared			x = Bit is unknown		
bit 15-8	Unimpleme	nted: Read as '	0'						
bit 7-0	OCFAR<7:0	>: Assign Outp	ut Compare F	ault A (OCFA) t	to the Correspo	nding RPn Pin	bits		
	10110101 =	Input tied to R	P181			-			
		Input tied to R							
	•								
	•								
	•								
	00000001 =	Input tied to R	P1						

00000000 = Input tied to Vss

-		-	_				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
FLT2R6	FLT2R5	FLT2R4	FLT2R3	FLT2R2	FLT2R1	FLT2R0	
						bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
FLT1R6	FLT1R5	FLT1R4	FLT1R3	FLT1R2	FLT1R1	FLT1R0	
						bit (
, hit	M = Mritable	hit		popted bit read	1 00'		
			•				
POR	"1" = Bit is set		$0^{\circ} = Bit is clear$	ared	x = Bit is unknown		
10110100 = • • 000000001 = 00000000 = FLT1R<7:0>:	Input tied to RI Input tied to RI Input tied to Vs : Assign PWM	P180 P1 SS Fault 1 (FLT1)	to the Corresp	oonding RPn Pi	n bits		
	FLT2R6 R/W-0 FLT1R6 bit POR FLT2R<7:0> 10110101 = 10110100 = 00000001 = 00000001 = 00000000 = FLT1R<7:0> 10110101 =	FLT2R6 FLT2R5 R/W-0 R/W-0 FLT1R6 FLT1R5 e bit W = Writable POR '1' = Bit is set FLT2R<7:0>: Assign PWM 10110101 = Input tied to RI 00000001 = Input tied to RI 00110101 = Input tied to RI 00000001 = Input tied to RI 00110101 = Input tied to RI 00110101 = Input tied to RI	FLT2R6 FLT2R5 FLT2R4 R/W-0 R/W-0 R/W-0 FLT1R6 FLT1R5 FLT1R4 e bit W = Writable bit POR '1' = Bit is set FLT2R<7:0>: Assign PWM Fault 2 (FLT2) 10110101 = Input tied to RP181 10110100 = Input tied to RP180 • • 00000001 = Input tied to RP1 00000001 = Input tied to VSS	FLT2R6 FLT2R5 FLT2R4 FLT2R3 R/W-0 R/W-0 R/W-0 R/W-0 FLT1R6 FLT1R5 FLT1R4 FLT1R3 e bit W = Writable bit U = Unimplen POR '1' = Bit is set '0' = Bit is cle FLT2R<7:0>: Assign PWM Fault 2 (FLT2) to the Corresp 10110101 = Input tied to RP181 10110100 = Input tied to RP180 . 00000001 = Input tied to RP1 00000000 = Input tied to Vss FLT1R<7:0>: Assign PWM Fault 1 (FLT1) to the Corresp 10110101 = Input tied to RP181	FLT2R6 FLT2R5 FLT2R4 FLT2R3 FLT2R2 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 FLT1R6 FLT1R5 FLT1R4 FLT1R3 FLT1R2 e bit W = Writable bit U = Unimplemented bit, read POR '1' = Bit is set '0' = Bit is cleared FLT2R<7:0>: Assign PWM Fault 2 (FLT2) to the Corresponding RPn Pi 10110101 = Input tied to RP181 01010100 = Input tied to RP180 . . 00000001 = Input tied to RP1 00000000 = Input tied to Vss FLT1R FLT1R FLT1R FLT2R	FLT2R6 FLT2R5 FLT2R4 FLT2R3 FLT2R2 FLT2R1 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 FLT1R6 FLT1R5 FLT1R4 FLT1R3 FLT1R2 FLT1R1 e bit W = Writable bit U = Unimplemented bit, read as '0' POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr FLT2R T.1' = Bit is set '0' = Bit is cleared x = Bit is unkr FLT2R T.2 Sasign PWM Fault 2 (FLT2) to the Corresponding RPn Pin bits 10110101 = Input tied to RP181 10110100 = Input tied to RP180 	

REGISTER 10-7: RPINR12: PERIPHERAL PIN SELECT INPUT REGISTER 12

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLT4R7	FLT4R6	FLT4R5	FLT4R4	FLT4R3	FLT4R2	FLT4R1	FLT4R0
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLT3R7	FLT3R6	FLT3R5	FLT3R4	FLT3R3	FLT3R2	FLT3R1	FLT3R0
bit 7							bit
Legend:							
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	
	10110100 = • • 00000001 = 00000000 =	Input tied to Ri Input tied to Ri Input tied to Ri Input tied to Ri	P180 P1 SS				
bit 7-0	10110101 = 10110100 = • • • • 00000001 =	Assign PWM Input tied to R Input tied to R Input tied to R Input tied to R	P181 P180 P1	to the Corresp	oonding RPn Pi	in dits	

REGISTER 10-8: RPINR13: PERIPHERAL PIN SELECT INPUT REGISTER 13

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U1CTSR6	U1CTSR5	U1CTSR4	U1CTSR3	U1CTSR2	U1CTSR1	U1CTSR0
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U1RXR6	U1RXR5	U1RXR4	U1RXR3	U1RXR2	U1RXR1	U1RXR0
						bit 0
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at POR (1' = Bit is set			0' = Bit is cleared x = Bit is unknown			
10110100 = 00000001 = 00000000 = U1RXR<7:0> 10110101 =	Input tied to RF Input tied to RF Input tied to Vs : Assign UART Input tied to RF	2180 21 35 21 Receive (U ² 2181	1RX) to the Co	rresponding RF	Pn Pin bits	
	U1CTSR6 R/W-0 U1RXR6 bit OR U1CTSR<7:0 10110101 = 10110100 =	U1CTSR6 U1CTSR5 R/W-0 R/W-0 U1RXR6 U1RXR5 bit W = Writable OR '1' = Bit is set U1CTSR<7:0>: Assign UAR 10110101 = Input tied to RF 10110100 = Input tied to RF 00000001 = Input tied to VS U1RXR<7:0>: Assign UART 10110101 = Input tied to VS	U1CTSR6 U1CTSR5 U1CTSR4 R/W-0 R/W-0 R/W-0 U1RXR6 U1RXR5 U1RXR4 bit W = Writable bit URXR4 OR '1' = Bit is set U1CTSR<7:0>: Assign UART1 Clear-to-S 10110101 = Input tied to RP181 10110100 = Input tied to RP180 • • • • • 00000001 = Input tied to RP1 00000000 = Input tied to Vss •	U1CTSR6 U1CTSR5 U1CTSR4 U1CTSR3 R/W-0 R/W-0 R/W-0 R/W-0 U1RXR6 U1RXR5 U1RXR4 U1RXR3 bit W = Writable bit U = Unimplen OR '1' = Bit is set '0' = Bit is cle U1CTSR '1' = Bit is set '0' = Bit is cle U1CTSR '1' = Bit is set '0' = Bit is cle U1CTSR '1' = Bit is set '0' = Bit is cle U1CTSR '1' = Bit is set '0' = Bit is cle U1CTSR '1' = Bit is set '0' = Bit is cle U1CTSR '1' = Bit is set '0' = Bit is cle U1CTSR '1' = Bit is set '0' = Bit is cle U1CTSR '1' = Bit is set '0' = Bit is cle U1CTSR Input tied to RP181 '1' = Bit is cle 00000001 = Input tied to RP180 ' ' ' ' ' 00000001 = Input tied to RP1 ' ' 00000000 = Input tied to Vss ' U1RXR ' ' U1RXR	U1CTSR6 U1CTSR5 U1CTSR4 U1CTSR3 U1CTSR2 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U1RXR6 U1RXR5 U1RXR4 U1RXR3 U1RXR2 bit W = Writable bit U = Unimplemented bit, read OR '1' = Bit is set '0' = Bit is cleared U1CTSR<7:0>: Assign UART1 Clear-to-Send (U1CTS) to the Correspont 10110101 = Input tied to RP181 00000001 = Input tied to RP180 • • • 00000001 = Input tied to RP1 00000000 = Input tied to Vss U1RXR U1RXR U1RX 0110101 = Input tied to RP1 0000000 = Input tied to RP1 0110101 = Input tied to RP1 0000000 = Input tied to RP1 0110101 = Input tied to RP181 10110101 = Input tied to RP181	U1CTSR6 U1CTSR5 U1CTSR4 U1CTSR3 U1CTSR2 U1CTSR1 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U1RXR6 U1RXR5 U1RXR4 U1RXR3 U1RXR2 U1RXR1 bit W = Writable bit U = Unimplemented bit, read as '0' '0' 'OR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr U1CTSR<7:0>: Assign UART1 Clear-to-Send (U1CTS) to the Corresponding RPn Pin 10110101 = Input tied to RP181 Output tied to RP180 U1RXR Input tied to RP1 . . . U1RXR U1RXR U1RX) to the Corresponding RPn Pin bits

REGISTER 10-9: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SCK1INR7	SCK1INR6	SCK1INR5	SCK1INR4	SCK1INR3	SCK1INR2	SCK1INR1	SCK1INR0
bit 15	·		·				bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SDI1R7	SDI1R6	SDI1R5	SDI1R4	SDI1R3	SDI1R2	SDI1R1	SDI1R0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 7-0	10110100 = • • 00000001 = 00000000 =	Input tied to RF Input tied to RF Input tied to RF Input tied to Vs Assign SPI1 D	2180 21 35	1) to the Corre	esponding RPn	Pin bits	
	10110101 = 10110100 = 00000001 =	Input tied to RF Input tied to RF Input tied to RF Input tied to Vs	2181 2180 21				

REGISTER 10-10: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

REGISTER 10-11: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	_	_	_	_	—	—	—	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			SS1F	R<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	= Bit is cleared x = Bit is unknown			
bit 15-8	Unimpleme	nted: Read as '	0'					
bit 7-0	SS1R<7:0>:	Assign SPI1 SI	ave Select (S	S1) to the Corr	esponding RP	n Pin bits		
	10110101 =	Input tied to RF	P181					
	10110100 =	Input tied to RF	P180					
	•							

• 00000001 = Input tied to RP1

00000000 = Input tied to Vss

REGISTER 10-12: RPINR37: PERIPHERAL PIN SELECT INPUT REGISTER 37

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SYNC	1R<7:0>			
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown		

 bit 15-8
 SYNCI1R<7:0>: Assign PWM Synchronization Input 1 to the Corresponding RPn Pin bits

 10110101 = Input tied to RP181

 10110100 = Input tied to RP180

 •

 •

 00000001 = Input tied to RP1

 00000001 = Input tied to RP1

 0000000 = Input tied to Vss

 bit 7-0
 Unimplemented: Read as '0'

REGISTER 10-13: RPINR38: PERIPHERAL PIN SELECT INPUT REGISTER 38

U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_	—	—	—	—
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		SYNCI	2R<7:0>			
						bit 0
e bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown
Unimpleme	nted: Read as '	0'				
-	n ted: Read as ' : 0>: Assign PW		ation Input 2 to	the Correspon	ding RPn Pin b	its
SYNCI2R<7	:0>: Assign PW	M Synchroniz	ation Input 2 to	the Correspon	ding RPn Pin b	its
SYNCI2R<7: 10110101 =		M Synchroniz P181	ation Input 2 to	the Correspond	ding RPn Pin b	its
SYNCI2R<7: 10110101 =	:0>: Assign PW Input tied to RF	M Synchroniz P181	ation Input 2 to	the Correspond	ding RPn Pin b	its
SYNCI2R<7 10110101 = 10110100 =	:0>: Assign PW Input tied to RF	M Synchroniz P181	ation Input 2 to	the Correspond	ding RPn Pin b	its
SYNCI2R<7 10110101 = 10110100 =	:0>: Assign PW Input tied to RF	M Synchroniz P181	ation Input 2 to	the Correspond	ding RPn Pin b	its
SYNCI2R<7: 10110101 = 10110100 =	:0>: Assign PW Input tied to RF	M Synchroniz 2181 2180	ation Input 2 to	the Correspond	ding RPn Pin b	its
	R/W-0	R/W-0 R/W-0 e bit W = Writable POR '1' = Bit is set	R/W-0 R/W-0 R/W-0 SYNCI	- - - R/W-0 R/W-0 R/W-0 SYNCI2R<7:0> e bit W = Writable bit U = Unimplen POR '1' = Bit is set '0' = Bit is clear	R/W-0 R/W-0 R/W-0 R/W-0 SYNCI2R<7:0>	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 SYNCI2R<7:0>

R/W-0							
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLT6R7	FLT6R6	FLT6R5	FLT6R4	FLT6R3	FLT6R2	FLT6R1	FLT6R0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLT5R7	FLT5R6	FLT5R5	FLT5R4	FLT5R3	FLT5R2	FLT5R1	FLT5R0
bit 7							bit (
Legend:							
R = Readable bit W = Writable bit				U = Unimplen	nented bit, read	1 as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
	10110101 =	Input tied to RI					

REGISTER 10-14: RPINR42: PERIPHERAL PIN SELECT INPUT REGISTER 42

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLT8R7	FLT8R6	FLT8R5	FLT8R4	FLT8R3	FLT8R2	FLT8R1	FLT8R0
pit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLT7R7	FLT7R6	FLT7R5	FLT7R4	FLT7R3	FLT7R2	FLT7R1	FLT7R0
it 7							bit (
egend:							
R = Readable bit W = Writable bit				U = Unimpler	nented bit, read	d as '0'	
n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
	10110100 = • • 00000001 =	Input tied to RI Input tied to RI Input tied to RI Input tied to V	P180 P1				
bit 7-0	10110101 =	: Assign PWM Input tied to RI Input tied to RI	P181) to the Corresp	oonding RPn Pi	in bits	

REGISTER 10-15: RPINR43: PERIPHERAL PIN SELECT INPUT REGISTER 43

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP33R5	RP33R4	RP33R3	RP33R2	RP33R1	RP33R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP32R5	RP32R4	RP32R3	RP32R2	RP32R1	RP32R0
bit 7							bit C

REGISTER 10-16: R	RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0
-------------------	--

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP33R<5:0>: Peripheral Output Function is Assigned to RP33 Output Pin bits (see Table 10-2 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP32R<5:0>: Peripheral Output Function is Assigned to RP32 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-17: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP35R5	RP35R4	RP35R3	RP35R2	RP35R1	RP35R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP34R5	RP34R4	RP34R3	RP34R2	RP34R1	RP34R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14 **Unimplemented:** Read as '0'

bit 13-8**RP35R<5:0>:** Peripheral Output Function is Assigned to RP35 Output Pin bits
(see Table 10-2 for peripheral function numbers)bit 7-6**Unimplemented:** Read as '0'

bit 5-0 **RP34R<5:0>:** Peripheral Output Function is Assigned to RP34 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-18: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP37R5	RP37R4	RP37R3	RP37R2	RP37R1	RP37R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP36R5	RP36R4	RP36R3	RP36R2	RP36R1	RP36R0
bit 7				·			bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	
bit 15-14 Unimplemented: Read as '0'							

bit 13-8	RP37R<5:0>: Peripheral Output Function is Assigned to RP37 Output Pin bits (see Table 10-2 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP36R<5:0>: Peripheral Output Function is Assigned to RP36 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-19: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP39R5	RP39R4	RP39R3	RP39R2	RP39R1	RP39R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP38R5	RP38R4	RP38R3	RP38R2	RP38R1	RP38R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP39R<5:0>:** Peripheral Output Function is Assigned to RP39 Output Pin bits (see Table 10-2 for peripheral function numbers)

- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP38R<5:0>:** Peripheral Output Function is Assigned to RP38 Output Pin bits (see Table 10-2 for peripheral function numbers)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP41R5	RP41R4	RP41R3	RP41R2	RP41R1	RP41R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP40R5	RP40R4	RP40R3	RP40R2	RP40R1	RP40R0
bit 7							bit 0
Legend:							

REGISTER 10-20: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP41R<5:0>: Peripheral Output Function is Assigned to RP41 Output Pin bits (see Table 10-2 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP40R<5:0>: Peripheral Output Function is Assigned to RP40 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-21: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP43R5	RP43R4	RP43R3	RP43R2	RP43R1	RP43R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP42R5	RP42R4	RP42R3	RP42R2	RP42R1	RP42R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8**RP43R<5:0>:** Peripheral Output Function is Assigned to RP43 Output Pin bits
(see Table 10-2 for peripheral function numbers)bit 7-6**Unimplemented:** Read as '0'

bit 5-0 **RP42R<5:0>:** Peripheral Output Function is Assigned to RP42 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-22: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP45R5	RP45R4	RP45R3	RP45R2	RP45R1	RP45R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		RP44R5	RP44R4	RP44R3	RP44R2	RP44R1	RP44R0

bit	7
-----	---

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 13-8	RP45R<5:0>: Peripheral Output Function is Assigned to RP45 Output Pin bits (see Table 10-2 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP44R<5:0>: Peripheral Output Function is Assigned to RP44 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-23: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP47R5	RP47R4	RP47R3	RP47R2	RP47R1	RP47R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP46R5	RP46R4	RP46R3	RP46R2	RP46R1	RP46R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

- bit 13-8 **RP47R<5:0>:** Peripheral Output Function is Assigned to RP47 Output Pin bits (see Table 10-2 for peripheral function numbers)
- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP46R<5:0>:** Peripheral Output Function is Assigned to RP46 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP177R5	RP177R4	RP177R3	RP177R2	RP177R1	RP177R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	RP176R5	RP176R4	RP176R3	RP176R2	RP176R1	RP176R0

REGISTER 10-24: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP177R<5:0>: Peripheral Output Function is Assigned to RP177 Output Pin bits (see Table 10-2 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP176R<5:0>: Peripheral Output Function is Assigned to RP176 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-25: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP179R5	RP179R4	RP179R3	RP179R2	RP179R1	RP179R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP178R5	RP178R4	RP178R3	RP178R2	RP178R1	RP178R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 7

bit 13-8 **RP179R<5:0>:** Peripheral Output Function is Assigned to RP179 Output Pin bits (see Table 10-2 for peripheral function numbers)

- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP178R<5:0>:** Peripheral Output Function is Assigned to RP178 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 0

REGISTER 10-26: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP181R5	RP181R4	RP181R3	RP181R2	RP181R1	RP181R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP180R5	RP180R4	RP180R3	RP180R2	RP180R1	RP180R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP181R<5:0>:** Peripheral Output Function is Assigned to RP181 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP180R<5:0>:** Peripheral Output Function is Assigned to RP180 Output Pin bits (see Table 10-2 for peripheral function numbers)

11.0 TIMER1

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Timers" (DS70362) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer that can operate as a free-running interval timer/counter.

The Timer1 module has the following unique features over other timers:

- Can be operated in Asynchronous Counter mode from an external clock source
- The external clock input (T1CK) can optionally be synchronized to the internal device clock and the clock synchronization is performed after the prescaler
- A block diagram of Timer1 is shown in Figure 11-1.

The Timer1 module can operate in one of the following modes:

- Timer mode
- Gated Timer mode
- Synchronous Counter mode
- · Asynchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the T1CK pin.

The Timer modes are determined by the following bits:


- Timer Clock Source Control bit (TCS): T1CON<1>
- Timer Synchronization Control bit (TSYNC): T1CON<2>
- Timer Gate Control bit (TGATE): T1CON<6>

Timer control bit settings for different operating modes are provided in Table 11-1.

TABLE 11-1: TIMER MODE SETTIN	GS
-------------------------------	----

Mode	TCS	TGATE	TSYNC
Timer	0	0	х
Gated Timer	0	1	х
Synchronous Counter	1	х	1
Asynchronous Counter	1	х	0

FIGURE 11-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM



11.1 Timer1 Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

11.1.1 KEY RESOURCES

- "Timers" (DS70362) in the "dsPIC33/PIC24 Family Reference Manual"
- · Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

11.2 Timer1 Control Register

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
TON ⁽¹⁾	_	TSIDL	_	_		—	_		
bit 15							bit		
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0		
	TGATE	TCKPS1	TCKPS0		TSYNC ⁽¹⁾	TCS ⁽¹⁾	<u> </u>		
bit 7							bit		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'			
n = Value at	POR	'1' = Bit is set	:	'0' = Bit is cl		x = Bit is unkno	own		
bit 15	TON: Timer1	On bit ⁽¹⁾							
	1 = Starts 16								
bit 14	0 = Stops 16	nted: Read as '	o'						
bit 13	•	r1 Stop in Idle N							
		-		levice enters l	dle mode				
	 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode 								
bit 12-7	Unimplemented: Read as '0'								
bit 6		er1 Gated Time	Accumulation	Enable bit					
	When TCS = This bit is ign								
	When TCS =								
		ne accumulation	n is enabled						
		ne accumulation							
bit 5-4		: Timer1 Input	Clock Prescale	e Select bits					
	11 = 1:256 10 = 1:64								
	01 = 1:8								
	00 = 1:1								
bit 3		nted: Read as '							
bit 2		er1 External Clo	ock Input Sync	hronization Se	elect bit ⁽¹⁾				
	<u>When TCS =</u> 1 = Synchror	<u>⊥:</u> nizes external c	lock input						
		synchronize ex		put					
	When TCS =								
-:	This bit is ign		Dele et h :4(1)						
bit 1		Clock Source S		e rising edge)					
	0 = Periphera			e fising edge					
			- 1						
bit 0	Unimplemer	ted: Read as '	0,						

NOTES:

12.0 TIMER2/3

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Timers" (DS70362) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer2/3 module is a 32-bit timer, which can also be configured as two independent 16-bit timers with selectable operating modes.

As 32-bit timers, Timer2/3 operate in three modes:

- Two Independent 16-Bit Timers (e.g., Timer2 and Timer3) with all 16-Bit Operating modes (except Asynchronous Counter mode)
- Single 32-Bit Timer
- Single 32-Bit Synchronous Counter

They also support these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- Interrupt on a 32-Bit Period Register Match
- Time Base for Input Capture and Output Compare modules (Timer2 and Timer3 only)

Individually, both of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed previously, except for the event trigger; this is implemented only with Timer2/3. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON and T3CON registers. T2CON details are in Register 12-1. T3CON details are in Register 12-2.

For 32-bit timer/counter operation, Timer2 is the least significant word (lsw); Timer3 is the most significant word (msw) of the 32-bit timers.

Note: For 32-bit operation, T3CON control bits are ignored. Only T2CON control bits are used for setup and control. Timer2 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3 interrupt flag.

A block diagram for an example 32-bit timer pair (Timer2/3) is shown in Figure 12-2.


12.1 Timer Resources


Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

12.1.1 KEY RESOURCES

- "Timers" (DS70362) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- · Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

FIGURE 12-1: TIMERx BLOCK DIAGRAM (x = 2,3)





TYPE B/TYPE C TIMER PAIR BLOCK DIAGRAM (32-BIT TIMER) **FIGURE 12-2:**

12.2 Timer2/3 Control Registers

REGISTER 12-1: T2CON: TIMER2 CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0								
TON		TSIDL		_	_		_								
bit 15						1	bit 8								
		DAMO			11.0		11.0								
U-0	R/W-0 TGATE	R/W-0 TCKPS1	R/W-0 TCKPS0	R/W-0 T32	U-0	R/W-0 TCS	U-0								
 bit 7	IGAIE	ICKP31	ICKP30	132	_	103	— bit (
							bit C								
Legend:															
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, re	ad as '0'									
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own								
bit 15	TON: Timer2) On hit													
DIL 15	When T32 =														
	1 = Starts 32-bit Timer2/3 0 = Stops 32-bit Timer2/3														
	When T32 = 0:														
	1 = Starts 16-bit Timer2														
	0 = Stops 16-bit Timer2														
bit 14	Unimplemer	nted: Read as '0)'												
bit 13		r2 Stop in Idle N													
		nues module ope es module opera			e mode										
bit 12-7	Unimplemer	nted: Read as '0)'												
bit 6	TGATE: Time	TGATE: Timer2 Gated Time Accumulation Enable bit													
	When TCS = This bit is igr														
	When TCS =														
		ne accumulation ne accumulation													
bit 5-4	TCKPS<1:0	>: Timer2 Input (Clock Prescale	Select bits											
	11 = 1:256														
	10 = 1:64														
	01 = 1:8 00 = 1:1														
hit 2		Timor Modo Solo	ot bit												
bit 3	T32: 32-Bit Timer Mode Select bit 1 = Timer2 and Timer3 form a single 32-bit timer														
		nd Timer3 act as	-												
bit 2		nted: Read as '0													
~		Clock Source S													
bit 1			0.000.010												
bit 1	1 = External	clock is from nin	. T2CK (on the	e risina edae)		 1 = External clock is from pin, T2CK (on the rising edge) 0 = Peripheral Clock (FP) 									
bit 1			i, T2CK (on the	e rising edge)											

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
TON ⁽¹⁾		TSIDL ⁽²⁾			—	_	_		
bit 15							bit 8		
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0		
	TGATE ⁽¹⁾	TCKPS1 ⁽¹⁾	TCKPS0 ⁽¹⁾	—	_	TCS ⁽¹⁾			
bit 7							bit		
Legend:									
R = Readab	ole bit	W = Writable I	oit	U = Unimplem	nented bit, re	ad as '0'			
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkno	own		
bit 15	TON: Timer3	On bit ⁽¹⁾							
	1 = Starts 16-	bit Timer3							
	0 = Stops 16-	bit Timer3							
bit 14	Unimplemen	ted: Read as '0	,						
bit 13	TSIDL: Timer	3 Stop in Idle M	ode bit ⁽²⁾						
		ues module ope s module operat			e mode				
bit 12-7	Unimplemen	ted: Read as '0	,						
bit 6	TGATE: Timer3 Gated Time Accumulation Enable bit ⁽¹⁾								
	<u>When TCS =</u> This bit is igno								
	<u>When TCS = 0:</u> 1 = Gated time accumulation is enabled 0 = Gated time accumulation is disabled								
bit 5-4	TCKPS<1:0>	: Timer3 Input C	lock Prescale	Select bits ⁽¹⁾					
	11 = 1:256	TCKPS<1:0>: Timer3 Input Clock Prescale Select bits ⁽¹⁾ 11 = 1:256							
	10 = 1:64								
	01 = 1:8								
hit 2 0	00 = 1:1	ted: Deed on to	,						
bit 3-2		ted: Read as '0 Clock Source S							
bit 1		clock is from pin		rising edge)					
bit 0	-	ted: Read as '0	3						
	Vhen 32-bit oper imer functions an	ation is enabled	(T2CON<3> =	= 1), these bits	have no effe	ct on Timer3 ope	ration; all		
u 									

2: When 32-bit timer operation is enabled (T32 = 1) in the Timer2 Control register (T2CON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.

13.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Input Capture" (DS70000352) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurements. The dsPIC33EPXXGS202 family devices support one input capture channel.

Key features of the input capture module include:

• Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules

- Synchronous and Trigger modes of output compare operation, with up to 6 user-selectable trigger/sync sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- Configurable interrupt generation
- Up to four clock sources available, driving a separate internal 16-bit counter

13.1 Input Capture Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

13.1.1 KEY RESOURCES

- "Input Capture" (DS70000352) in the "dsPIC33/ PIC24 Family Reference Manual"
- Code Samples
- · Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections




FIGURE 13-1: INPUT CAPTURE MODULE BLOCK DIAGRAM

13.2 Input Capture Registers

REGISTER 13-1: IC1CON1: INPUT CAPTURE CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0			
	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0		_			
oit 15							bit			
U-0	R/W-0	R/W-0	R-0, HC, HS	R-0, HC, HS	R/W-0	R/W-0	R/W-0			
	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0			
oit 7							bit			
_egend:		HC = Hardware	e Clearable bit	HS = Hardwa	re Settable bit					
R = Readab	le bit	W = Writable b	it	U = Unimplem	nented bit, read	as '0'				
n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unk	known			
oit 15-14	Unimpleme	nted: Read as ')'							
oit 13	-		in Idle Control bit							
	•	pture will halt in	CPU Idle mode ue to operate in C							
oit 12-10	-	-	-							
JIL 12-10	ICTSEL<2:0>: Input Capture Timer Select bits 111 = Peripheral Clock (FP) is the clock source of the IC1									
	110 = Reserved									
	101 = Reserved									
	100 = T1CLK is the clock source of the IC1 (only the synchronous clock is supported)									
	011 = Reserved 010 = Reserved									
	010 = Reserved 001 = T2CLK is the clock source of the IC1									
		K is the clock so								
oit 9-7	Unimpleme	nted: Read as ')'							
oit 6-5	ICI<1:0>: Nu	Imber of Capture	es per Interrupt S	elect bits (this fi	eld is not used i	if ICM<2:0> =	001 or 111			
		ot on every fourt								
		ot on every third								
			nd capture event							
-:+ 4		ot on every captu								
oit 4	-	-	w Status Flag bit	• • •						
	 1 = Input capture buffer overflow has occurred 0 = No input capture buffer overflow has occurred 									
oit 3	•	•)					
	-	ICBNE: Input Capture Buffer Not Empty Status bit (read-only) 1 = Input capture buffer is not empty, at least one more capture value can be read								
	•	, pture buffer is e								
oit 2-0	ICM<2:0>: Ir	nput Capture Mo	de Select bits							
			s as an interrupt p		Sleep and Idle	modes (rising	edge deter			
	•		bits are not applic	able)						
		ed (module is dis	sabled) 16th rising edge (Prescaler Cant	ure mode)					
			4th rising edge (F							
			rising edge (Simp							
	010 = Captu	ire mode, every	falling edge (Sim	ple Capture mo	de)					
	001 - Contu	ro modo ovoru r	ising and falling ed	iao (Edao Dotoc	st mode (ICI/1.0					

000 = Input capture is turned off

REGISTER 13-2: IC1CON2: INPUT CAPTURE CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0, HS	U-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1
ICTRIG ⁽¹⁾	TRIGSTAT ⁽²⁾		SYNCSEL4 ⁽³⁾	SYNCSEL3(3)	SYNCSEL2(3)	SYNCSEL1(3)	SYNCSEL0 ⁽³⁾
bit 7							bit 0

Legend:	HS = Hardware Settable bi	t	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7

- ICTRIG: Input Capture Trigger Operation Select bit⁽¹⁾
 - 1 = Input source used to trigger the input capture timer (Trigger mode)
 - 0 = Input source used to synchronize the input capture timer to a timer of another module (Synchronization mode)
- bit 6 **TRIGSTAT:** Timer Trigger Status bit⁽²⁾
 - 1 = IC1TMR has been triggered and is running
 - 0 = IC1TMR has not been triggered and is being held clear

bit 5 Unimplemented: Read as '0'

- **Note 1:** The input source is selected by the SYNCSEL<4:0> bits of the IC1CON2 register.
 - 2: This bit is set by the selected input source (selected by SYNCSEL<4:0> bits); it can be read, set and cleared in software.
 - **3:** Do not use the IC1 module as its own sync or trigger source.
 - 4: This option should only be selected as a trigger source and not as a synchronization source.

REGISTER 13-2: IC1CON2: INPUT CAPTURE CONTROL REGISTER 2 (CONTINUED)

bit 4-0	SYNCSEL<4:0>: Input Source Select for Synchronization and Trigger Operation bits ⁽³⁾
	11111 = No sync or trigger source for IC1
	11110 = Reserved
	11101 = Reserved
	11100 = Reserved

- 11011 = Reserved
- 11010 = Reserved
- 11001 = CMP2 module synchronizes or triggers IC1⁽⁴⁾ 11000 = CMP1 module synchronizes or triggers IC1⁽⁴⁾
- 10111 = **Reserved**
- 10110 = Reserved
- 10101 = Reserved
- 10100 = Reserved
- 10011 = Reserved
- 10010 = Reserved
- 10001 = Reserved
- 10000 = Reserved
- 01111 = Reserved
- 01110 = Reserved
- 01101 = Timer3 synchronizes or triggers IC1 (default)
- 01100 = Timer2 synchronizes or triggers IC1
- 01011 = Timer1 synchronizes or triggers IC1
- 01010 = Reserved
- 01001 = Reserved
- 01000 = Reserved
- 00111 = Reserved
- 00110 = Reserved
- 00101 = Reserved
- 00100 = Reserved
- 00011 = Reserved
- 00010 = Reserved
- 00001 = OC1 module synchronizes or triggers IC1
- 00000 = No sync or trigger source for IC1
- Note 1: The input source is selected by the SYNCSEL<4:0> bits of the IC1CON2 register.
 - **2:** This bit is set by the selected input source (selected by SYNCSEL<4:0> bits); it can be read, set and cleared in software.
 - 3: Do not use the IC1 module as its own sync or trigger source.
 - 4: This option should only be selected as a trigger source and not as a synchronization source.

14.0 OUTPUT COMPARE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Output Compare" (DS70000358) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The output compare module can select one of four available clock sources for its time base. The module compares the value of the timer with the value of one or two Compare registers, depending on the operating mode selected. The state of the output pin changes when the timer value matches the Compare register value. The output compare module generates either a single output pulse, or a sequence of output pulses, by changing the state of the output pin on the compare match events. The output compare module can also generate interrupts on compare match events.


14.1 Output Compare Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

14.1.1 KEY RESOURCES

- "Output Compare" (DS70005157) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools





14.2 Output Compare Control Registers

REGISTER 14-1: OC1CON1: OUTPUT COMPARE CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
_	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	—	—
bit 15							bit 8
	11.0	11.0					

R/W-0	U-0	U-0	R/W-0, HSC	R/W-0	R/W-0	R/W-0	R/W-0
ENFLTA	—		OCFLTA	TRIGMODE	OCM2	OCM1	OCM0
bit 7							bit 0

Legend:	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14 Unimplemented: Read as '0'

- bit 13 OCSIDL: Output Compare Stop in Idle Mode Control bit
 - 1 = Output compare halts in CPU Idle mode
 - 0 = Output compare continues to operate in CPU Idle mode

bit 12-10 OCTSEL<2:0>: Output Compare Clock Select bits

- 111 = Peripheral Clock (FP)
- 110 = Reserved
- 101 = Reserved
- 100 = T1CLK is the clock source of the OC1 (only the synchronous clock is supported)
- 011 = Reserved
- 010 = Reserved
- 001 = T3CLK is the clock source of the OC1
- 000 = T2CLK is the clock source of the OC1

bit 9-8 Unimplemented: Read as '0'

- bit 7 ENFLTA: Fault A Input Enable bit
 - 1 = Output Compare Fault A input (OCFA) is enabled
 - 0 = Output Compare Fault A input (OCFA) is disabled
- bit 6-5 Unimplemented: Read as '0'

bit 4 OCFLTA: PWM Fault A Condition Status bit

- 1 = PWM Fault A condition on the OCFA pin has occurred
- 0 = No PWM Fault A condition on the OCFA pin has occurred
- bit 3 TRIGMODE: Trigger Status Mode Select bit
 - 1 = TRIGSTAT (OC1CON2<6>) is cleared when OC1RS = OC1TMR or in software
 - 0 = TRIGSTAT is cleared only by software
- Note 1: OC1R and OC1RS are double-buffered in PWM mode only.

REGISTER 14-1: OC1CON1: OUTPUT COMPARE CONTROL REGISTER 1 (CONTINUED)

- bit 2-0 OCM<2:0>: Output Compare Mode Select bits
 - 111 = Center-Aligned PWM mode: Output is set high when OC1TMR = OC1R and set low when OC1TMR = OC1RS⁽¹⁾
 - 110 = Edge-Aligned PWM mode: Output is set high when OC1TMR = 0 and set low when OC1TMR = OC1R⁽¹⁾
 - 101 = Double Compare Continuous Pulse mode: Initializes OC1 pin low, toggles OC1 state continuously on alternate matches of OC1R and OC1RS
 - 100 = Double Compare Single-Shot mode: Initializes OC1 pin low, toggles OC1 state on matches of OC1R and OC1RS for one cycle
 - 011 = Single Compare mode: Compare event with OC1R, continuously toggles OC1 pin
 - 010 = Single Compare Single-Shot mode: Initializes OC1 pin high, compare event with OC1R, forces OC1 pin low
 - 001 = Single Compare Single-Shot mode: Initializes OC1 pin low, compare event with OC1R, forces OC1 pin high
 - 000 = Output compare channel is disabled
- Note 1: OC1R and OC1RS are double-buffered in PWM mode only.

REGISTER 14-2: OC1CON2: OUTPUT COMPARE CONTROL REGISTER 2

	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
FLTMD	FLTOUT	FLTTRIEN	OCINV	—	_		_			
bit 15							bit 8			
R/W-0	R/W-0, HS	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0			
OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0			
bit 7							bit 0			
Legend:		HS = Hardwa								
R = Readable		W = Writable	bit	•	nented bit, read					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own			
L:1 4 F		Mada Oalaati	:4							
bit 15	FLTMD: Fault Mode Select bit									
	1 = Fault mode is maintained until the Fault source is removed; the corresponding OCFLTA cleared in software and a new PWMx period starts									
	0 = Fault mode is maintained until the Fault source is removed and a new PWMx period starts									
bit 14	FLTOUT: Fau	FLTOUT: Fault Out bit								
	1 = PWMx output is driven high on a Fault									
	0 = PWMx ou	utput is driven l	ow on a Fault							
bit 13	FLTTRIEN: Fault Output State Select bit									
	1 = OC1 pin is tri-stated on a Fault condition									
	0 = OC1 pin I/O state is defined by the FLTOUT bit on a Fault condition									
hit 12	-		ned by the FLT		ault condition					
bit 12	OCINV: Output	ut Compare Inv	ned by the FLT		ault condition					
bit 12	OCINV: Output 1 = OC1 output	ut Compare Inv	ned by the FLT ert bit		ault condition					
bit 12 bit 11-8	OCINV: Output 1 = OC1 output 0 = OC1 output	ut Compare Invout is inverted	ned by the FLT ert bit ed		ault condition					
	OCINV: Output 1 = OC1 output 0 = OC1 output Unimplement	ut Compare Inv out is inverted out is not invert	ned by the FLT ert bit ed)'	OUT bit on a F	ault condition					
bit 11-8	OCINV: Output 1 = OC1 output 0 = OC1 output Unimplement OCTRIG: Output 1 = Triggers (ut Compare Inv out is inverted out is not inverte ted: Read as 'd put Compare T OC1 from the s	ned by the FLT ert bit ed o' rigger/Sync Se ource designat	OUT bit on a F elect bit ted by the SYN	CSEL<4:0> bit					
bit 11-8	OCINV: Output 1 = OC1 output 0 = OC1 output Unimplement OCTRIG: Output 1 = Triggers 0 0 = Synchron	ut Compare Inv out is inverted out is not inverte ted: Read as '(put Compare T OC1 from the s nizes OC1 with	ned by the FLT ert bit ed)' 'rigger/Sync Se ource designat the source des	OUT bit on a F	CSEL<4:0> bit					
bit 11-8	OCINV: Output 1 = OC1 output 0 = OC1 output Unimplement OCTRIG: Out 1 = Triggers 0 0 = Synchron TRIGSTAT: Tri	ut Compare Inv out is inverted out is not inverte ted: Read as ' put Compare T OC1 from the s nizes OC1 with imer Trigger Sta	ned by the FLT ert bit ed of rigger/Sync Se ource designat the source des atus bit	OUT bit on a F elect bit ted by the SYN ignated by the	CSEL<4:0> bit					
bit 11-8 bit 7	OCINV: Output 1 = OC1 output 0 = OC1 output Unimplement OCTRIG: Out 1 = Triggers 0 0 = Synchron TRIGSTAT: Tri 1 = Timer sou	ut Compare Inv out is inverted out is not inverte ted: Read as ' put Compare T OC1 from the s nizes OC1 with imer Trigger Sta urce has been	ned by the FLT ert bit d rigger/Sync Se ource designat the source des atus bit riggered and is	OUT bit on a F elect bit ted by the SYN ignated by the	CSEL<4:0> bit SYNCSEL<4:0					
bit 11-8 bit 7 bit 6	OCINV: Output 1 = OC1 output 0 = OC1 output Unimplement OCTRIG: Output 1 = Triggers 0 0 = Synchron TRIGSTAT: Tri 1 = Timer sou 0 = Timer sou	ut Compare Inv out is inverted out is not inverted ted: Read as '(put Compare T OC1 from the s nizes OC1 with imer Trigger St urce has been urce has not be	ned by the FLT ert bit d rigger/Sync Se ource designat the source des atus bit riggered and is en triggered ard	OUT bit on a F elect bit ted by the SYN ignated by the s running nd is being helo	CSEL<4:0> bit SYNCSEL<4:0					
bit 11-8 bit 7	OCINV: Output 1 = OC1 output 0 = OC1 output Unimplement OCTRIG: Output 1 = Triggers 0 0 = Synchron TRIGSTAT: Tri 1 = Timer sou 0 = Timer sou OCTRIS: Output	ut Compare Inv out is inverted out is not inverte ted: Read as '(put Compare T OC1 from the s nizes OC1 with imer Trigger Sta urce has been	ned by the FLT ert bit ed origger/Sync Se ource designat the source des atus bit triggered and is een triggered ar output Pin Direct	OUT bit on a F elect bit ted by the SYN ignated by the s running nd is being helo	CSEL<4:0> bit SYNCSEL<4:0					

Note 1: This option should only be selected as a trigger source and not as a synchronization source.

REGISTER 14-2: OC1CON2: OUTPUT COMPARE CONTROL REGISTER 2 (CONTINUED)

- bit 4-0 SYNCSEL<4:0>: Trigger/Synchronization Source Selection bits
 - 11111 = OC1RS compare event is used for synchronization
 - 11110 = INT2 pin synchronizes or triggers OC1
 - 11101 = INT1 pin synchronizes or triggers OC1
 - 11100 = Reserved
 - 11011 = Reserved 11010 = Reserved

 - 11001 = CMP2 module triggers OC1⁽¹⁾ 11000 = CMP1 module triggers OC1⁽¹⁾
 - 10111 = Reserved
 - 10110 = Reserved
 - 10101 = Reserved
 - 10100 = Reserved
 - 10011 = Reserved
 - 10010 = Reserved
 - 10001 = Reserved
 - 10000 = IC1 input capture interrupt event synchronizes or triggers OC1
 - 01111 = Reserved
 - 01110 = Reserved
 - 01101 = Timer3 synchronizes or triggers OC1
 - 01100 = Timer2 synchronizes or triggers OC1 (default)
 - 01011 = Timer1 synchronizes or triggers OC1
 - 01010 = Reserved
 - 01001 = Reserved
 - 01000 = Reserved
 - 00111 = Reserved
 - 00110 = Reserved
 - 00101 = IC1 input capture event synchronizes or triggers OC1
 - 00100 = Reserved
 - 00011 = Reserved
 - 00010 = Reserved
 - 00001 = Reserved
 - 00000 = No sync or trigger source for OC1
- **Note 1:** This option should only be selected as a trigger source and not as a synchronization source.

NOTES:

15.0 HIGH-SPEED PWM

Note: This data sheet summarizes the features of the dsPIC33EPXXGS202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "High-Speed PWM Module" (DS70000323) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The high-speed PWM module on dsPIC33EPXXGS202 devices supports a wide variety of PWM modes and output formats. This PWM module is ideal for power conversion applications, such as:

- AC/DC Converters
- DC/DC Converters
- Power Factor Correction
- Uninterruptible Power Supply (UPS)
- Inverters
- Battery Chargers
- Digital Lighting

15.1 Features Overview

The high-speed PWMx module incorporates the following features:

- Three PWMx generators with two outputs per generator
- · Two master time base modules
- Individual time base and duty cycle for each
 PWMx output
- Duty cycle, dead time, phase shift and a frequency resolution of 1.04 ns
- Independent Fault and current-limit inputs
- · Redundant output
- True independent output
- Center-Aligned PWM mode
- · Output override control
- Chop mode (also known as Gated mode)
- Special Event Trigger
- Dual trigger from PWMx to Analog-to-Digital Converter (ADC)
- PWMxL and PWMxH output pin swapping
- Independent PWMx frequency, duty cycle and phase-shift changes
- Enhanced Leading-Edge Blanking (LEB) functionality
- PWMx capture functionality

Note: Duty cycle, dead time, phase shift and frequency resolution is 8.32 ns in Center-Aligned PWM mode. Figure 15-1 conceptualizes the PWMx module in a simplified block diagram. Figure 15-2 illustrates how the module hardware is partitioned for each PWMx output pair for the Complementary PWM mode.

The PWMx module contains three PWM generators. The module has up to six PWMx output pins: PWM1H/ PWM1L through PWM3H/PWM3L. For complementary outputs, these six I/O pins are grouped into high/low pairs.

15.2 Feature Description

The PWMx module is designed for applications that require:

- · High resolution at high PWMx frequencies
- The ability to drive Standard, Edge-Aligned, Center-Aligned Complementary and Push-Pull mode outputs
- The ability to create multiphase PWMx outputs

Two common, medium power converter topologies are push-pull and half-bridge. These designs require the PWMx output signal to be switched between alternate pins, as provided by the Push-Pull PWM mode.

Phase-shifted PWMx describes the situation where each PWMx generator provides outputs, but the phase relationship between the generator outputs is specifiable and changeable.

Multiphase PWMx is often used to improve DC/DC converter load transient response, and reduce the size of output filter capacitors and inductors. Multiple DC/DC converters are often operated in parallel, but phase-shifted in time. A single PWMx output operating at 250 kHz has a period of 4 μ s, but an array of four PWMx channels, staggered by 1 μ s each, yields an effective switching frequency of 1 MHz. Multiphase PWMx applications typically use a fixed-phase relationship.

Variable phase PWMx is useful in Zero Voltage Transition (ZVT) power converters. Here, the PWMx duty cycle is always 50% and the power flow is controlled by varying the relative phase shift between the two PWMx generators.

15.2.1 WRITE-PROTECTED REGISTERS

On the dsPIC33EPXXGS202 family devices, write protection is implemented for the IOCONx and FCLCONx registers. The write protection feature prevents any inadvertent writes to these registers. This protection feature can be controlled by the PWMLOCK Configuration bit (FDEVOPT<0>). The default state of the write protection feature is enabled (PWMLOCK = 1). The write protection feature can be disabled by configuring PWMLOCK = 0.

To gain write access to these locked registers, the user application must write two consecutive values (0xABCD and 0x4321) to the PWMKEY register to perform the unlock operation. The write access to the IOCONx or FCLCONx registers must be the next SFR access following the unlock process. There can be no other SFR accesses during the unlock process and subsequent write access. To write to both the IOCONx and FCLCONx registers requires two unlock operations.

The correct unlocking sequence is described in Example 15-1.

EXAMPLE 15-1: PWMx WRITE-PROTECTED REGISTER UNLOCK SEQUENCE


; Writing to FCLCON	l register requires unlock sequence
<pre>mov #0xabcd, w10</pre>	; Load first unlock key to w10 register
mov #0x4321, w11	; Load second unlock key to w11 register
mov #0x0000, w0	; Load desired value of FCLCON1 register in w0
mov w10, PWMKEY	; Write first unlock key to PWMKEY register
mov w11, PWMKEY	; Write second unlock key to PWMKEY register
mov w0, FCLCON1	; Write desired value to FCLCON1 register
-	and polarity using the IOCON1 register register requires unlock sequence
mov #0xabcd, w10	; Load first unlock key to w10 register
mov #0x4321, w11	; Load second unlock key to w11 register
mov #0xF000, w0	; Load desired value of IOCON1 register in w0
mov w10, PWMKEY	; Write first unlock key to PWMKEY register
mov w11, PWMKEY	; Write second unlock key to PWMKEY register
mov w0, IOCON1	; Write desired value to IOCON1 register

15.3 PWM Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

15.3.1 KEY RESOURCES

- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools






FIGURE 15-2: SIMPLIFIED CONCEPTUAL BLOCK DIAGRAM OF THE HIGH-SPEED PWMx

REGISTER 15-1: PTCON: PWMx TIME BASE CONTROL REGISTER

R/W-0	U-0	R/W-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN	—	PTSIDL	SESTAT	SEIEN	EIPU ⁽¹⁾	SYNCPOL ⁽¹⁾	SYNCOEN ⁽¹⁾
bit 15		•			•		bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SYNCEN ⁽¹⁾	SYNCSRC2 ⁽¹⁾	SYNCSRC1 ⁽¹⁾	SYNCSRC0 ⁽¹⁾	SEVTPS3 ⁽¹⁾	SEVTPS2 ⁽¹⁾	SEVTPS1 ⁽¹⁾	SEVTPS0 ⁽¹⁾
bit 7							bit 0

Legend:		HC = Hardware Clearable b	it HS = Hardware Settab	le bit							
R = Reada	able bit	W = Writable bit	U = Unimplemented bit	t, read as '0'							
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown							
bit 15		VMx Module Enable bit (module is enabled									
		module is disabled									
bit 14	Unimplen	Jnimplemented: Read as '0'									
bit 13	PTSIDL: PWMx Time Base Stop in Idle Mode bit										
		time base halts in CPU Idle mo time base runs in CPU Idle mo									
bit 12	SESTAT:	Special Event Interrupt Status bit									
		al event interrupt is pending al event interrupt is not pending									
bit 11	SEIEN: S	SEIEN: Special Event Interrupt Enable bit									
	•	al event interrupt is enabled al event interrupt is disabled									
bit 10		EIPU: Enable Immediate Period Updates bit ⁽¹⁾									
		Period register is updated imme Period register updates occur of									
bit 9	SYNCPO	L: Synchronize Input and Output	Polarity bit ⁽¹⁾								
		Ix/SYNCO1 polarity is inverted (Ix/SYNCO1 is active-high	active-low)								
bit 8	SYNCOE	N: Primary Time Base Synchroni	zation Enable bit ⁽¹⁾								
		O1 output is enabled O1 output is disabled									
bit 7	SYNCEN:	External Time Base Synchroniz	ation Enable bit ⁽¹⁾								
		nal synchronization of primary tim nal synchronization of primary tim									
bit 6-4	SYNCSR	C<2:0>: Synchronous Source Se	election bits ⁽¹⁾								
	111 = Res 101 = Res 100 = Res 011 = Res 010 = Res 001 = SYI 000 = SYI	served served served served NCI2									

Note 1: These bits should be changed only when PTEN = 0. In addition, when using the SYNCIx feature, the user application must program the Period register with a value that is slightly larger than the expected period of the external synchronization input signal.

REGISTER 15-1: PTCON: PWMx TIME BASE CONTROL REGISTER (CONTINUED)

Note 1: These bits should be changed only when PTEN = 0. In addition, when using the SYNCIx feature, the user application must program the Period register with a value that is slightly larger than the expected period of the external synchronization input signal.

REGISTER 15-2: PTCON2: PWMx CLOCK DIVIDER SELECT REGISTER 2

) U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—		-	—	
bit 8							bit 15	
-0 R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
2:0> ⁽¹⁾	CLKDIV<2:0> ⁽¹	P	—	_	—	—	—	
bit 0							bit 7	
							Legend:	
	U = Unimplemented bit, read as '0'				R = Readable bit W = Writable bit			
unknown	'0' = Bit is cleared x = Bit is unknown				'1' = Bit is set	OR	-n = Value at Po	
<u>u</u>							Legend: R = Readable b	

bit 15-3 Unimplemented: Read as '0'

bit 2-0 PCLKDIV<2:0>: PWMx Input Clock Prescaler (Divider) Select bits⁽¹⁾

111 = Reserved

- 110 = Divide-by-64, maximum PWM timing resolution
- 101 = Divide-by-32, maximum PWM timing resolution
- 100 = Divide-by-16, maximum PWM timing resolution
- 011 = Divide-by-8, maximum PWM timing resolution
- 010 = Divide-by-4, maximum PWM timing resolution
- 001 = Divide-by-2, maximum PWM timing resolution
- 000 = Divide-by-1, maximum PWM timing resolution (power-on default)
- **Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

REGISTER 15-3: PTPER: PWMx PRIMARY MASTER TIME BASE PERIOD REGISTER^(1,2)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			PTPE	R<15:8>			
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0
			PTPE	ER<7:0>			
bit 7							bit 0
Legend:							
R = Readable	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at P	n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is un				x = Bit is unkr	nown	

bit 15-0 **PTPER<15:0>:** Primary Master Time Base (PMTMR) Period Value bits

Note 1: The PWMx time base has a minimum value of 0x0010 and a maximum value of 0xFFF8.

2: Any period value that is less than 0x0028 must have the Least Significant 3 bits set to '0', thus yielding a period resolution at 8.32 ns (at fastest auxiliary clock rate).

REGISTER 15-4: SEVTCMP: PWMx SPECIAL EVENT COMPARE REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	SEVTCMP<12:5>									
bit 15							bit 8			

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
	S	—	—	—			
bit 7					bit 0		

Legend:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-3 SEVTCMP<12:0>: Special Event Compare Count Value bits

bit 2-0 Unimplemented: Read as '0'

Note 1: One LSB = 1.04 ns (at fastest auxiliary clock rate); therefore, the minimum SEVTCMP resolution is 8.32 ns.

REGISTER 15-5: STCON: PWMx SECONDARY MASTER TIME BASE CONTROL REGISTER

U-0	U-0	U-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	_	_	SESTAT	SEIEN	EIPU ⁽¹⁾	SYNCPOL	SYNCOEN			
pit 15			·				bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
SYNCEN	SYNCSRC2	SYNCSRC1	SYNCSRC0	SEVTPS3	SEVTPS2	SEVTPS1	SEVTPS0			
bit 7							bit (
Legend:		HS = Hardwa	re Settable bit	HC = Hardwa	re Clearable bi	t				
R = Readable	bit	W = Writable	bit		nented bit, read					
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	nown			
bit 15-13	•	ted: Read as								
bit 12	•		rrupt Status bit							
			t interrupt is pe t interrupt is no							
bit 11			upt Enable bit	n penuing						
	1 = Secondary special event interrupt is enabled									
	0 = Secondar	y special ever	t interrupt is dis	sabled						
bit 10			eriod Updates b							
			d register is up d register upda			Indarias				
bit 9		Active Secondary Period register updates occur on PWMx cycle boundaries 'NCPOL: Synchronize Input and Output Polarity bit								
	1 = SYNCIx/SYNCO2 polarity is inverted (active-low)									
			ity is active-hig							
bit 8		SYNCOEN: Secondary Master Time Base Synchronization Enable bit								
		output is enab output is disal								
bit 7			-	-	onization Enab	le bit				
	 1 = External synchronization of secondary time base is enabled 0 = External synchronization of secondary time base is disabled 									
bit 6-4		-	y Time Base S							
	111 = Reserv		,	j						
	101 = Reserv									
	100 = Reserv 011 = Reserv									
	010 = Reserv									
	001 = SYNCI2									
bit 3-0	000 = SYNCI		ondony Special	Event Trigger		lor Soloct hite				
DIL 3-0		EVTPS<3:0>: PWMx Secondary Special Event Trigger Output Postscaler Select bits 111 = 1:16 Postcale								
	0001 = 1:2 P									
	•									
	•									
	0000 = 1:1 P	a a ta a a l a								

Note 1: This bit only applies to the secondary master time base period.

REGISTER 15-6: STCON2: PWMx SECONDARY CLOCK DIVIDER SELECT REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 15		·					bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
_	—	—	—	—	F	CLKDIV<2:0>	1)	
bit 7		·					bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown				

bit 15-3 Unimplemented: Read as '0'

bit 2-0

PCLKDIV<2:0>: PWMx Input Clock Prescaler (Divider) Select bits⁽¹⁾

111 = Reserved

110 = Divide-by-64, maximum PWM timing resolution

101 = Divide-by-32, maximum PWM timing resolution

- 100 = Divide-by-16, maximum PWM timing resolution
- 011 = Divide-by-8, maximum PWM timing resolution
- 010 = Divide-by-4, maximum PWM timing resolution
- 001 = Divide-by-2, maximum PWM timing resolution
- 000 = Divide-by-1, maximum PWM timing resolution (power-on default)
- **Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

REGISTER 15-7: STPER: PWMx SECONDARY MASTER TIME BASE PERIOD REGISTER^(1,2)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
			STPE	R<15:8>				
bit 15							bit 8	
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
			STPE	ER<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			it	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown		

bit 15-0 STPER<15:0>: Secondary Master Time Base (SMTMR) Period Value bits

Note 1: The PWMx time base has a minimum value of 0x0010 and a maximum value of 0xFFF8.

2: Any period value that is less than 0x0028 must have the Least Significant 3 bits set to '0', thus yielding a period resolution at 8.32 ns (at fastest auxiliary clock rate).

REGISTER 15-8: SSEVTCMP: PWMx SECONDARY SPECIAL EVENT COMPARE REGISTER⁽¹⁾

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 SSEVTCMP<12:5> bit 15 R/W-0 R/W-0 R/W-0 U-0 SSEVTCMP<4:0> — — bit 7								
bit 15 R/W-0 R/W-0 R/W-0 R/W-0 U-0 U-0 SSEVTCMP<4:0> — — bit 7	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
R/W-0 R/W-0 R/W-0 U-0 SSEVTCMP<4:0> — — bit 7				SSEVTC	MP<12:5>			
SSEVTCMP<4:0> — — — — — — — — — — — Image: Control of the second seco	bit 15							bit 8
SSEVTCMP<4:0> — — — — — — — — — — — Image: Control of the second seco								
bit 7	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
		SS	EVTCMP<4:0>	>		—	—	—
Legend:	bit 7							bit 0
l egend:								
	Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	nd as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 SSEVTCMP<12:0>: Special Event Compare Count Value bits

bit 2-0 Unimplemented: Read as '0'

Note 1: One LSB = 1.04 ns (at fastest auxiliary clock rate); therefore, the minimum SEVTCMP resolution is 8.32 ns.

REGISTER 15-9: CHOP: PWMx CHOP CLOCK GENERATOR REGISTER⁽¹⁾

R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
CHPCLKEN	—	—	—	—	—	CHOPCLK6	CHOPCLK5
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	
CHOPCLK4	CHOPCLK3	CHOPCLK2	CHOPCLK1	CHOPCLK0		—	—	
bit 7								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	CHPCLKEN: Enable Chop Clock Generator bit 1 = Chop clock generator is enabled 0 = Chop clock generator is disabled
bit 14-10 bit 9-3	Unimplemented: Read as '0' CHOPCLK<6:0>: Chop Clock Divider bits
	Value is in 8.32 ns increments. The frequency of the chop clock signal is given by the following expression:
bit 2-0	Chop Frequency = 1/(16.64 * (CHOPCLK<6:0> + 1) * Primary Master PWM Input Clock Period) Unimplemented: Read as '0'

Note 1: The chop clock generator operates with the primary PWMx clock prescaler (PCLKDIV<2:0>) in the PTCON2 register (Register 15-2).

REGISTER 15-10: MDC: PWMx MASTER DUTY CYCLE REGISTER^(1,2)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MDC	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MDO	C<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				id as '0'			
-n = Value at P	POR	'1' = Bit is set	et '0' = Bit is cleared x = Bit is unknown			nown	

bit 15-0 MDC<15:0>: Master PWMx Duty Cycle Value bits

Note 1: The smallest pulse width that can be generated on the PWMx output corresponds to a value of 0x0008, while the maximum pulse width generated corresponds to a value of Period – 0x0008.

2: As the duty cycle gets closer to 0% or 100% of the PWMx period (0 to 40 ns, depending on the mode of operation), PWMx duty cycle resolution will increase from 1 to 3 LSBs.

REGISTER 15-11: PWMKEY: PWMx PROTECTION LOCK/UNLOCK KEY REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PWMK	EY<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PWMł	<ey<7:0></ey<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bi	t	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-0 **PWMKEY<15:0>:** PWMx Protection Lock/Unlock Key Value bits

REGISTER 15-12: PWMCONx: PWMx CONTROL REGISTER

HS/HC-0	HS/HC-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTSTAT ⁽¹	CLSTAT ⁽¹⁾	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB ⁽³⁾	MDCS ⁽³⁾
bit 15		<u> </u>					bit 8
R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
DTC1	DTC0	—	—	MTBS	CAM ^(2,3,4)	XPRES ⁽⁵⁾	IUE
bit 7							bit 0
Legend:		HC = Hardware	Clearable bit	HS = Hardwa	are Settable bit		
R = Readal	ole bit	W = Writable b	it	U = Unimpler	mented bit, read	as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15		ault Interrupt Stat	tus bit ⁽¹⁾				
		errupt is pending					
		interrupt is pend ared by setting I					
bit 14		rrent-Limit Interr)			
		imit interrupt is p	•				
	0 = No curre	nt-limit interrupt	is pending				
		eared by setting					
bit 13		rigger Interrupt S					
		nterrupt is pendir er interrupt is per					
		ared by setting					
bit 12		It Interrupt Enab					
		errupt is enabled					
	0 = Fault inte	errupt is disabled	and the FLTS	TAT bit is clear	red		
bit 11		ent-Limit Interrup					
		imit interrupt is e imit interrupt is c		e CLSTAT bit i	s cleared		
bit 10		gger Interrupt Er					
		event generates			T bit is cleared		
bit 9		ident Time Base					
		/SPHASEx regis			eriod for this PW	Mx generator	
bit 8		er Duty Cycle R	-	-			
Sit 0			•		WMx generator		
					ion for this PWM		
Note 1:	Software must c	lear the interrupt	status here and	d in the corresr	onding IFSx regi	ster in the interr	unt controller
				-	d to use Center-/		-
	CAM bit is ignor		(-)			5	-,
		•			I by setting PTE	•	,
					ne Duty Cycle, P		
	egisters. The h he fastest clock		igned mode re	solution availa	ble is 8.32 ns wi	th the clock pre	scaler set to
	Configure CLM mode.	OD (FCLCONx<	8>) = 0 and IT	B (PWMCONx	<9>) = 1 to oper	ate in External	Period Reset

REGISTER 15-12: PWMCONx: PWMx CONTROL REGISTER (CONTINUED)

- bit 7-6 **DTC<1:0>:** Dead-Time Control bits
- 11 = Reserved
 - 10 = Dead-time function is disabled
 - 01 = Negative dead time is actively applied for Complementary Output mode
 - 00 = Positive dead time is actively applied for all Output modes
- bit 5-4 Unimplemented: Read as '0'
- bit 3 MTBS: Master Time Base Select bit
 - 1 = PWMx generator uses the secondary master time base for synchronization and the clock source for the PWMx generation logic (if secondary time base is available)
 - 0 = PWMx generator uses the primary master time base for synchronization and the clock source for the PWMx generation logic
- bit 2 **CAM:** Center-Aligned Mode Enable bit^(2,3,4)
 - 1 = Center-Aligned mode is enabled
 - 0 = Edge-Aligned mode is enabled
- bit 1 **XPRES:** External PWMx Reset Control bit⁽⁵⁾
 - 1 = Current-limit source resets the time base for this PWMx generator if it is in Independent Time Base mode
 - 0 = External pins do not affect the PWMx time base
- bit 0 IUE: Immediate Update Enable bit
 - 1 = Updates to the active Duty Cycle, Phase Offset, Dead-Time and local Time Base Period registers are immediate
 - Updates to the active Duty Cycle, Phase Offset, Dead-Time and local Time Base Period registers are synchronized to the local PWMx time base
- Note 1: Software must clear the interrupt status here and in the corresponding IFSx register in the interrupt controller.
 - 2: The Independent Time Base mode (ITB = 1) must be enabled to use Center-Aligned mode. If ITB = 0, the CAM bit is ignored.
 - 3: These bits should not be changed after the PWMx is enabled by setting PTEN = 1 (PTCON<15>).
 - 4: Center-Aligned mode ignores the Least Significant 3 bits of the Duty Cycle, Phase and Dead-Time registers. The highest Center-Aligned mode resolution available is 8.32 ns with the clock prescaler set to the fastest clock.
 - 5: Configure CLMOD (FCLCONx<8>) = 0 and ITB (PWMCONx<9>) = 1 to operate in External Period Reset mode.

REGISTER 15-13: PDCx: PWMx GENERATOR DUTY CYCLE REGISTER^(1,2,3)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	x<15:8>			
bit 15							bit 8
Γ							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	Cx<7:0>			
bit 7							bit 0
Legend:							
R = Readable	ble bit W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at P	= Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknow			nown			

bit 15-0 **PDCx<15:0>:** PWMx Generator # Duty Cycle Value bits

Note 1: In Independent PWM mode, the PDCx register controls the PWMxH duty cycle only. In the Complementary, Redundant and Push-Pull PWM modes, the PDCx register controls the duty cycle of both the PWMxH and PWMxL.

2: The smallest pulse width that can be generated on the PWMx output corresponds to a value of 0x0008, while the maximum pulse width generated corresponds to a value of Period – 0x0008.

3: As the duty cycle gets closer to 0% or 100% of the PWMx period (0 to 40 ns, depending on the mode of operation), PWMx duty cycle resolution will increase from 1 to 3 LSBs.

REGISTER 15-14: SDCx: PWMx SECONDARY DUTY CYCLE REGISTER^(1,2,3)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SDC	x<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SDC	\$x<7:0>			
bit 7							bit 0
Levend							
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimplemented bit, read as '0'			
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-0 SDCx<15:0>: Secondary Duty Cycle for PWMxL Output Pin bits

Note 1: The SDCx register is used in Independent PWM mode only. When used in Independent PWM mode, the SDCx register controls the PWMxL duty cycle.

2: The smallest pulse width that can be generated on the PWMx output corresponds to a value of 0x0008, while the maximum pulse width generated corresponds to a value of Period – 0x0008.

3: As the duty cycle gets closer to 0% or 100% of the PWMx period (0 to 40 ns, depending on the mode of operation), PWMx duty cycle resolution will increase from 1 to 3 LSBs.

x = Bit is unknown

REGISTER 15-15: PHASEx: PWMx PRIMARY PHASE-SHIFT REGISTER^(1,2)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PHAS	SEx<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PHAS	SEx<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplen	nented bit, read	as '0'	

bit 15-0 **PHASEx<15:0>:** PWMx Phase-Shift Value or Independent Time Base Period for the PWMx Generator bits

'0' = Bit is cleared

Note 1: If PWMCONx<9> = 0, the following applies based on the mode of operation:

'1' = Bit is set

- Complementary, Redundant and Push-Pull Output mode (IOCONx<11:10> = 00, 01 or 10); PHASEx<15:0> = Phase-shift value for PWMxH and PWMxL outputs
- True Independent Output mode (IOCONx<11:10> = 11); PHASEx<15:0> = Phase-shift value for PWMxH only
- When the PHASEx/SPHASEx registers provide the phase shift with respect to the master time base; therefore, the valid range is 0x0000 through period
- **2:** If PWMCONx<9> = 1, the following applies based on the mode of operation:
 - Complementary, Redundant, and Push-Pull Output mode (IOCONx<11:10> = 00, 01 or 10); PHASEx<15:0> = Independent time base period value for PWMxH and PWMxL
 - True Independent Output mode (IOCONx<11:10> = 11); PHASEx<15:0> = Independent time base period value for PWMxH only
 - When the PHASEx/SPHASEx registers provide the local period, the valid range is 0x0000 through 0xFFF8

-n = Value at POR

REGISTER 15-16: SPHASEx: PWMx SECONDARY PHASE-SHIFT REGISTER^(1,2)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SPHAS	SEx<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SPHA	SEx<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		t	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
-n = Value at POR		"1" = Bit is set		"U" = Bit is cleared		x = Bit is unkr	iown

bit 15-0 **SPHASEx<15:0>:** Secondary Phase Offset for PWMxL Output Pin bits (used in Independent PWM mode only)

- **Note 1:** If PWMCONx<9> = 0, the following applies based on the mode of operation:
 - Complementary, Redundant and Push-Pull Output mode (IOCONx<11:10> = 00, 01 or 10); SPHASEx<15:0> = Not used
 - True Independent Output mode (IOCONx<11:10> = 11), PHASEx<15:0> = Phase-shift value for PWMxL only
 - **2:** If PWMCONx<9> = 1, the following applies based on the mode of operation:
 - Complementary, Redundant and Push-Pull Output mode (IOCONx<11:10> = 00, 01 or 10); SPHASEx<15:0> = Not used
 - True Independent Output mode (IOCONx<11:10> = 11); PHASEx<15:0> = Independent time base period value for PWMxL only
 - When the PHASEx/SPHASEx registers provide the local period, the valid range of values is 0x0010-0xFFF8

REGISTER 15-17: DTRx: PWMx DEAD-TIME REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_			DTRx	<13:8>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DTR	2x<7:0>			
bit 7							bit C
Legend:							
R = Readable bit		W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-14Unimplemented: Read as '0'bit 13-0DTRx<13:0>: Unsigned 14-Bit Dead-Time Value for PWMx Dead-Time Unit bits

REGISTER 15-18: ALTDTRx: PWMx ALTERNATE DEAD-TIME REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—		ALTDTRx<13:8>						
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			ALTDT	Rx<7:0>					
bit 7							bit 0		
Legend:									

R = Readable bit W = Writable bit		U = Unimplemented bit,	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-14 Unimplemented: Read as '0'

bit 13-0 ALTDTRx<13:0>: Unsigned 14-Bit Alternate Dead-Time Value for PWMx Dead-Time Unit bits

REGISTER 15-19: TRGCONX: PWMx TRIGGER CONTROL REGISTER

R/W-0 R/W-0 R/W-0 U-0 U-0 U-0 R/W-0 U-0 TRGDIV3 TRGDIV2 TRGDIV1 **TRGDIV0** bit 15 bit 8 R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 DTM⁽¹⁾ TRGSTRT5 TRGSTRT4 TRGSTRT3 TRGSTRT2 TRGSTRT1 TRGSTRT0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '0' = Bit is cleared '1' = Bit is set x = Bit is unknown bit 15-12 TRGDIV<3:0>: Trigger # Output Divider bits 1111 = Trigger output for every 16th trigger event 1110 = Trigger output for every 15th trigger event 1101 = Trigger output for every 14th trigger event 1100 = Trigger output for every 13th trigger event 1011 = Trigger output for every 12th trigger event 1010 = Trigger output for every 11th trigger event 1001 = Trigger output for every 10th trigger event 1000 = Trigger output for every 9th trigger event 0111 = Trigger output for every 8th trigger event 0110 = Trigger output for every 7th trigger event 0101 = Trigger output for every 6th trigger event 0100 = Trigger output for every 5th trigger event 0011 = Trigger output for every 4th trigger event 0010 = Trigger output for every 3rd trigger event 0001 = Trigger output for every 2nd trigger event 0000 = Trigger output for every trigger event Unimplemented: Read as '0' bit 11-8 bit 7 DTM: Dual Trigger Mode bit⁽¹⁾ 1 = Secondary trigger event is combined with the primary trigger event to create a PWM trigger 0 = Secondary trigger event is not combined with the primary trigger event to create a PWM trigger; two separate PWM triggers are generated bit 6 Unimplemented: Read as '0' bit 5-0 TRGSTRT<5:0>: Trigger Postscaler Start Enable Select bits 111111 = Wait 63 PWM cycles before generating the first trigger event after the module is enabled 000010 = Wait 2 PWM cycles before generating the first trigger event after the module is enabled 000001 = Wait 1 PWM cycle before generating the first trigger event after the module is enabled 000000 = Wait 0 PWM cycles before generating the first trigger event after the module is enabled

Note 1: The secondary PWMx generator cannot generate PWM trigger interrupts.

R/W-1 R/W-1 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 PMOD1⁽¹⁾ PMOD0⁽¹⁾ PENH PENL POLH POLL **OVRENH** OVRENL bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 **OVRDAT0** FLTDAT1⁽²⁾ FLTDAT0⁽²⁾ CLDAT1⁽²⁾ CLDAT0⁽²⁾ SWAP OVRDAT1 OSYNC bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '0' = Bit is cleared x = Bit is unknown '1' = Bit is set bit 15 PENH: PWMxH Output Pin Ownership bit 1 = PWMx module controls the PWMxH pin 0 = GPIO module controls the PWMxH pin bit 14 PENL: PWMxL Output Pin Ownership bit 1 = PWMx module controls the PWMxL pin 0 = GPIO module controls the PWMxL pin bit 13 POLH: PWMxH Output Pin Polarity bit 1 = PWMxH pin is active-low 0 = PWMxH pin is active-high bit 12 POLL: PWMxL Output Pin Polarity bit 1 = PWMxL pin is active-low 0 = PWMxL pin is active-high PMOD<1:0>: PWMx # I/O Pin Mode bits⁽¹⁾ bit 11-10 11 = PWMx I/O pin pair is in the True Independent Output mode 10 = PWMx I/O pin pair is in the Push-Pull Output mode 01 = PWMx I/O pin pair is in the Redundant Output mode 00 = PWMx I/O pin pair is in the Complementary Output mode bit 9 **OVRENH:** Override Enable for PWMxH Pin bit 1 = OVRDAT1 provides data for output on the PWMxH pin 0 = PWMx generator provides data for the PWMxH pin bit 8 **OVRENL:** Override Enable for PWMxL Pin bit 1 = OVRDAT0 provides data for output on the PWMxL pin 0 = PWMx generator provides data for the PWMxL pin bit 7-6 OVRDAT<1:0>: Data for PWMxH, PWMxL Pins if Override is Enabled bits If OVERENH = 1, OVRDAT1 provides the data for the PWMxH pin. If OVERENL = 1, OVRDAT0 provides the data for the PWMxL pin. bit 5-4 FLTDAT<1:0>: State for PWMxH and PWMxL Pins if FLTMOD<1:0> are Enabled bits⁽²⁾ IFLTMOD (FCLCONx<15>) = 0: Normal Fault mode: If Fault is active, then FLTDAT1 provides the state for the PWMxH pin. If Fault is active, then FLTDAT0 provides the state for the PWMxL pin. IFLTMOD (FCLCONx<15>) = 1: Independent Fault mode: If current-limit is active, then FLTDAT1 provides the state for the PWMxH pin. If Fault is active, then FLTDAT0 provides the state for the PWMxL pin. **Note 1:** These bits should not be changed after the PWMx module is enabled (PTEN = 1).

REGISTER 15-20: IOCONX: PWMx I/O CONTROL REGISTER

2: State represents the active/inactive state of the PWMx depending on the POLH and POLL bits settings.

REGISTER 15-20: IOCONx: PWMx I/O CONTROL REGISTER (CONTINUED)

bit 3-2	CLDAT<1:0>: State for PWMxH and PWMxL Pins if CLMOD is Enabled bits ⁽²⁾
	IFLTMOD (FCLCONx<15>) = 0: Normal Fault mode:
	If current-limit is active, then CLDAT1 provides the state for the PWMxH pin.
	If current-limit is active, then CLDAT0 provides the state for the PWMxL pin.
	IFLTMOD (FCLCONx<15>) = 1: Independent Fault mode:
	CLDAT<1:0> bits are ignored.
bit 1	SWAP: SWAP PWMxH and PWMxL Pins bit
	1 = PWMxH output signal is connected to the PWMxL pins; PWMxL output signal is connected to the PWMxH pins
	0 = PWMxH and PWMxL pins are mapped to their respective pins
bit 0	OSYNC: Output Override Synchronization bit
	 1 = Output overrides via the OVRDAT<1:0> bits are synchronized to the PWMx time base 0 = Output overrides via the OVDDAT<1:0> bits occur on the next CPU clock boundary

- Note 1: These bits should not be changed after the PWMx module is enabled (PTEN = 1).
 - 2: State represents the active/inactive state of the PWMx depending on the POLH and POLL bits settings.

REGISTER 15-21: TRIGx: PWMx PRIMARY TRIGGER COMPARE VALUE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TRGCI	MP<12:5>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
		TRGCMP<4:0>			_		—
bit 7							bit (
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-3 **TRGCMP<12:0>:** Trigger Compare Value bits When the primary PWMx functions in the local time base, this register contains the compare values that can trigger the ADC module.

bit 2-0 Unimplemented: Read as '0'

IFLTMOD CLSRC4 CLSRC3 CLSRC2 CLSRC1 CLSRC0 CLPOL ⁽¹⁾	R/W-0									
	CLMOD									
pit 15	bit									
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0	R/W-0									
FLTSRC4 FLTSRC3 FLTSRC2 FLTSRC1 FLTSRC0 FLTPOL ⁽¹⁾ FLTMOD1	FLTMOD0									
pit 7	bit									
_egend:										
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'										
n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unl	nown									
bit 15 IFLTMOD: Independent Fault Mode Enable bit	=									
1 = Independent Fault mode: Current-limit input maps FLTDAT1 to the PWMxH output an										
	maps FLTDAT0 to the PWMxL output. The CLDAT<1:0> bits are not used for override functions. 0 = Normal Fault mode: Current-Limit mode maps the CLDAT<1:0> bits to the PWMxH and PWMxL									
	outputs. The PWM Fault mode maps FLTDAT<1:0> to the PWMxH and PWMxL outputs.									
	CLSRC<4:0>: Current-Limit Control Signal Source Select for PWMx Generator bits									
•	11111 = Reserved									
10001 = Reserved										
10000 = Reserved										
01111 = Reserved										
01110 = Analog Comparator 2										
01101 = Analog Comparator 1										
01100 = Reserved										
01011 = Reserved										
01010 = Reserved										
	01001 = Reserved									
01000 = Fault 8										
	00111 = Fault 7 00110 = Fault 6									
	00110 = Fault 6 00101 = Fault 5									
	00101 = Fault 5 00100 = Fault 4									
	00100 = Fault 4 00011 = Fault 3									
	00010 = Fault 2									
	00001 = Fault 1									
00000 = Reserved										
bit 9 CLPOL: Current-Limit Polarity for PWMx Generator # bit ⁽¹⁾										
1 = The selected current-limit source is active-low										
0 = The selected current-limit source is active-high										
bit 8 CLMOD: Current-Limit Mode Enable for PWMx Generator # bit										
1 = Current-Limit mode is enabled										
0 = Current-Limit mode is disabled										
0 = Current-Limit mode is disabled										

Note 1: These bits should be changed only when PTEN = 0 (PTCON<15>).

REGISTER 15-22: FCLCONx: PWMx FAULT CURRENT-LIMIT CONTROL REGISTER (CONTINUED)

bit 7-3 **FLTSRC<4:0>:** Fault Control Signal Source Select for PWMx Generator # bits

	11111 = Reserved
	10001 = Reserved
	10000 = Reserved
	01111 = Reserved
	01110 = Analog Comparator 2
	01101 = Analog Comparator 1
	01100 = Reserved
	01011 = Reserved
	01010 = Reserved
	01001 = Reserved
	01000 = Fault 8
	00111 = Fault 7
	00110 = Fault 6
	00101 = Fault 5
	00100 = Fault 4
	00011 = Fault 3
	00010 = Fault 2
	00001 = Fault 1
	00000 = Reserved
bit 2	FLTPOL: Fault Polarity for PWMx Generator # bit ⁽¹⁾
	1 = The selected Fault source is active-low
	0 = The selected Fault source is active-high
bit 1-0	FLTMOD<1:0>: Fault Mode for PWMx Generator # bits
	11 = Fault input is disabled
	10 = Reserved
	01 = The selected Fault source forces the PWMxH, PWMxL pins to the FLTDATx values (cycle)

- 00 = The selected Fault source forces the PWMxH, PWMxL pins to the FLTDATx values (latched condition)
- **Note 1:** These bits should be changed only when PTEN = 0 (PTCON<15>).

REGISTER 15-23: STRIGX: PWMx SECONDARY TRIGGER COMPARE VALUE REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			STRGC	MP<12:5>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	
		STRGCMP<4:02	>		—	—	—	
bit 7							bit 0	
Legend:								
R = Readabl	le bit	W = Writable b	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15-3	STRGCMP<	<12:0>: Secondar	ry Trigger Cor	npare Value bits	;			
	When the se	condary PWMx f	unctions in the	e local time base	e, this register c	ontains the cor	mpare values	
	that can trigg	ger the ADC mod	ule.					
bit 2-0	Unimpleme	nted: Read as '0	,					

Note 1: STRIGx cannot generate the PWMx trigger interrupts.

REGISTER 15-24: LEBCONX: PWMx LEADING-EDGE BLANKING (LEB) CONTROL REGISTER

ILCI0									
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0			
PHF	PLR	PLF	FLTLEBEN	CLLEBEN	_	—			
						bit 8			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	BCH ⁽¹⁾	BCL ⁽¹⁾	BPHH	BPHL	BPLH	BPLL			
						bit 0			
e bit			-						
POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown			
•	•		• •	•	er				
-		-							
PLR: PWMxL Rising Edge Trigger Enable bit									
1 = Rising edge of PWMxL will trigger the Leading-Edge Blanking counter									
 alling edge of PWWXL will trigger the Leading-Edge Blanking counter = Leading-Edge Blanking ignores the falling edge of PWMxL 									
1 = Leading-Edge Blanking is applied to the selected Fault input									
0 = Leading-Edge Blanking is not applied to the selected Fault input									
		•••	•						
1 = Leading-Edge Blanking is applied to the selected current-limit input									
-			to the selected	current-iimit inp	JUL				
-			al Uigh Epoblo	hit(1)					
BCL: Blanking in Selected Blanking Signal Low Enable bit ⁽¹⁾									
1 = State blanking (of current-limit and/or Fault input signals) when the selected blanking signal is low									
0 = No blanki	ng when the se	lected blanki	ng signal is low	,					
	-	-							
	•			ials) when the F	WMxH output	is high			
0 = No blanking when the PWMxH output is high									
BPHL: Blanking in PWMxH Low Enable bit									
BPHL: Blanki	•			als) when the P	WMxH output	is low			
	R/W-0 PHF U-0	PHF PLR U-0 R/W-0 — BCH ⁽¹⁾ Both W = Writable I POR '1' = Bit is set PHR: PWMxH Rising Edge T 1 = Rising edge of PWMxH V 0 = Leading-Edge Blanking i PHF: PWMxH Falling Edge T 1 = Falling edge of PWMxH V 0 = Leading-Edge Blanking i PLR: PWMxL Rising Edge T 1 = Rising edge of PWMxL V 0 = Leading-Edge Blanking i PLF: PWMxL Rising Edge T 1 = Rising edge of PWMxL V 0 = Leading-Edge Blanking i PLF: PWMxL Falling Edge T 1 = Falling edge of PWMxL V 0 = Leading-Edge Blanking i PLF: PWMxL Falling Edge T 1 = Falling edge of PWMxL V 0 = Leading-Edge Blanking i 0 = Leading-Edge Blanking i 1 = Leading-Edge Blanking i 0	R/W-0 R/W-0 R/W-0 PHF PLR PLF U-0 R/W-0 R/W-0 — BCH ⁽¹⁾ BCL ⁽¹⁾ — BCH ⁽¹⁾ BCL ⁽¹⁾ POR '1' = Bit is set PHR: PWMxH Rising Edge Trigger Enable 1 = Rising edge of PWMxH will trigger the 0 = Leading-Edge Blanking ignores the ri PHF: PWMxH Falling Edge Trigger Enable 1 = Falling edge of PWMxH will trigger the 0 = Leading-Edge Blanking ignores the fa PLR: PWMxL Rising Edge Trigger Enable 1 = Falling edge of PWMxL will trigger the 0 = Leading-Edge Blanking ignores the fa PLR: PWMxL Rising Edge Trigger Enable 1 = Rising edge of PWMxL will trigger the 0 = Leading-Edge Blanking ignores the fa PLF: PWMxL Falling Edge Trigger Enable 1 = Falling edge of PWMxL will trigger the 0 = Leading-Edge Blanking is applied to t 0 = Leading-Edge Blanking is not applied 1 = Leading-Edge Blanking is not applied 1 = Leading-Edge Blanking is not applied	R/W-0 R/W-0 R/W-0 R/W-0 PHF PLR PLF FLTLEBEN U-0 R/W-0 R/W-0 R/W-0 — BCH ⁽¹⁾ BCL ⁽¹⁾ BPHH	RW-0 R/W-0 R/W-0 R/W-0 R/W-0 PHF PLR PLF FLTLEBEN CLLEBEN U-0 R/W-0 R/W-0 R/W-0 R/W-0 - BCH ⁽¹⁾ BCL ⁽¹⁾ BPHH BPHL	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 PHF PLR PLF FLTLEBEN CLLEBEN — U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — BCH ⁽¹⁾ BCL ⁽¹⁾ BPHH BPHL BPLH — BCH ⁽¹⁾ BCL ⁽¹⁾ BPHH BPHL BPLH POR '1' = Bit is set '0' = Bit is cleared x = Bit is unk PHR: PWMxH Rising Edge Trigger Enable bit 1 = Rising edge of PWMxH will trigger the Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores the rising edge of PWMxH PHF: PWMxH Falling Edge Trigger Enable bit 1 = Falling edge of PWMxH will trigger the Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores the ralling edge of PWMxH PLR: PWMxL Rising Edge Trigger Enable bit 1 = Rising edge of PWMxL will trigger the Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores the ralling edge of PWMxL PLF: PWMxL Rising Edge Trigger Enable bit 1 = Falling edge of PWMxL will trigger the Leading-Edge Blanking counter 0 = Leading-Edge Blanking ignores the falling edge of PWMxL PLF: PWMxL Rising Edge Trigger Enable bit 1 = Rading-Edge Blanking ignores the falling edge of PWMxL FLTLEBEN: Fault Input Leading-Edge Blanking Enable bit 1 = Leadin			

Note 1: The blanking signal is selected via the BLANKSEL<3:0> bits in the AUXCONx register.

REGISTER 15-24: LEBCONX: PWMx LEADING-EDGE BLANKING (LEB) CONTROL REGISTER (CONTINUED)

- bit 1
 BPLH: Blanking in PWMxL High Enable bit

 1 = State blanking (of current-limit and/or Fault input signals) when the PWMxL output is high

 bit 0
 BPLL: Blanking in PWMxL Low Enable bit

 1 = State blanking (of current-limit and/or Fault input signals) when the PWMxL output is low

 0 = No blanking when the PWMxL Low Enable bit

 1 = State blanking (of current-limit and/or Fault input signals) when the PWMxL output is low

 0 = No blanking when the PWMxL output is low
- **Note 1:** The blanking signal is selected via the BLANKSEL<3:0> bits in the AUXCONx register.

REGISTER 15-25: LEBDLYx: PWMx LEADING-EDGE BLANKING DELAY REGISTER

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	_	_		LEB<8:5>			
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	
		LEB<4:0>			—	—	—	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at P	Value at POR '1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown		

bit 15-12 Unimplemented: Read as '0'

bit 11-3 **LEB<8:0>:** Leading-Edge Blanking Delay for Current-Limit and Fault Inputs bits The value is in 8.32 ns increments.

bit 2-0 Unimplemented: Read as '0'

REGISTER 15-26: AUXCONx: PWMx AUXILIARY CONTROL REGISTER

-	B A A Z =			-	-		D 1 1		
R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
HRPDIS	HRDDIS	—	—	BLANKSEL3	BLANKSEL2	BLANKSEL1	BLANKSEL0		
bit 15							bit 8		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	_	CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLEN		
bit 7							bit 0		
Laward									
Legend: R = Readable	hit	W = Writable	bit	II – I Inimplem	nented bit, read	ae 'O'			
-n = Value at F		'1' = Bit is set		$0^{\circ} = \text{Bit is clear}$		x = Bit is unkr	nown		
bit 15	HRPDIS: Hig	h-Resolution P	WMx Period D	Disable bit					
					ower consumpt	ion			
bit 14	0	olution PWMx p							
bit 14	•	h-Resolution P			e power consu	mntion			
		plution PWMx d							
bit 13-12	Unimplemen	ted: Read as '	0'						
bit 11-8	-	<3:0>: PWMx S							
		•			and/or Fault in	put signals			
	(if enabled via 1001 = Rese	a the BCH and	BCL bits in the	e LEBCONx re	gister).				
	1000 = Rese								
	0111 = Rese								
	0110 = Rese 0101 = Rese								
	0100 = Rese								
		13H is selected							
		I2H is selected							
	0000 = No st								
bit 7-6	Unimplemen	ted: Read as '	0'						
bit 5-2		3:0>: PWMx Ch							
		•	ole and disable	e (chop) the se	lected PWMx o	utputs.			
	1001 = Rese 1000 = Rese								
	0111 = Rese	rved							
	0110 = Rese 0101 = Rese								
	0101 = Rese 0100 = Rese								
		13H is selected							
	0010 = PWM2H is selected as the chop clock source 0001 = PWM1H is selected as the chop clock source								
		clock generato			ck source				
bit 1	-	PWMxH Output		-					
	1 = PWMxH o	chopping functi	on is enabled						
		chopping functi							
bit 0		PWMxL Output		able bit					
		chopping function chopping function							

REGISTER 15-27: PWMCAPx: PWMx PRIMARY TIME BASE CAPTURE REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			PWMCAF	<12:5> ^(1,2,3,4)			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	U-0	U-0	U-0
	PW	MCAP<4:0> ^{(1,2,3}	,4)		—	—	
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable b	it	U = Unimplem	nented bit, read	l as '0'	

-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'

bit 15-3 **PWMCAP<12:0>:** Captured PWMx Time Base Value bits^(1,2,3,4) The value in this register represents the captured PWMx time base value when a leading edge is detected on the current-limit input.

bit 2-0 Unimplemented: Read as '0'

- **Note 1:** The capture feature is only available on a primary output (PWMxH).
 - 2: This feature is active only after LEB processing on the current-limit input signal is complete.
 - **3:** The minimum capture resolution is 8.32 ns.
 - 4: This feature can be used when the XPRES bit (PWMCONx<1>) is set to '0'.

16.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Serial Peripheral Interface (SPI)" (DS70005185) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The SPI module is a synchronous serial interface, useful for communicating with other peripherals or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, ADC Converters, etc. The SPI module is compatible with Motorola[®] SPI and SIOP interfaces.

The dsPIC33EPXXGS202 device family offers one SPI module on a single device.

The SPI1 module takes advantage of the Peripheral Pin Select (PPS) feature to allow for greater flexibility in pin configuration.

The SPI1 serial interface consists of four pins, as follows:

- SDI1: Serial Data Input
- SDO1: Serial Data Output
- SCK1: Shift Clock Input or Output
- SS1/FSYNC1: Active-Low Slave Select or Frame Synchronization I/O Pulse

The SPI1 module can be configured to operate with two, three or four pins. In 3-Pin mode, SS1 is not used. In 2-Pin mode, neither SDO1 nor SS1 is used.

Figure 16-1 illustrates the block diagram of the SPI1 module in Standard and Enhanced modes.




FIGURE 16-1: SPI1 MODULE BLOCK DIAGRAM

16.1 SPI Helpful Tips

- 1. In Frame mode, if there is a possibility that the master may not be initialized before the slave:
 - a) If FRMPOL (SPI1CON2<13>) = 1, use a pull-down resistor on SS1.
 - b) If FRMPOL = 0, use a pull-up resistor on $\overline{SS1}$.

Note:	This	ensures	that	the	first	fra	ame
	transr	mission a	ıfter ir	nitializa	ation	is	not
	shifte	d or corrup	oted.				

- 2. In Non-Framed 3-Wire mode (i.e., not using SS1 from a master):
 - a) If CKP (SPI1CON1<6>) = 1, always place a pull-up resistor on SS1.
 - b) If CKP = <u>0</u>, always place a pull-down resistor on SS1.
 - Note: This will ensure that during power-up and initialization, the master/slave will not lose synchronization due to an errant SCK1 transition that would cause the slave to accumulate data shift errors for both transmit and receive, appearing as corrupted data.
- FRMEN (SPI1CON2<15>) = 1 and SSEN (SPI1CON1<7>) = 1 are exclusive and invalid. In Frame mode, SCK1 is continuous and the frame sync pulse is active on the SS1 pin, which indicates the start of a data frame.

Note:	Not all	Not all third-party devices support Frame								
		timing.								
	specifications in Section 25.0 "Electrical									
	Charac	cteristics	" for det	ails.						

 In Master mode only, set the SMP bit (SPI1CON1<9>) to a '1' for the fastest SPI1 data rate possible. The SMP bit can only be set at the same time or after the MSTEN bit (SPI1CON1<5>) is set.

To avoid invalid slave read data to the master, the user's master software must ensure enough time for slave software to fill its write buffer before the user application initiates a master write/read cycle. It is always advisable to preload the SPI1BUF Transmit register in advance of the next master transaction cycle. SPI1BUF is transferred to the SPI1 Shift register and is empty once the data transmission begins.

16.2 SPI Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

16.2.1 KEY RESOURCES

- "Serial Peripheral Interface (SPI)" (DS70005185) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

16.3 SPI Control Registers

REGISTER 16-1: SPI1STAT: SPI1 STATUS AND CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
SPIEN		SPISIDL	_	_	SPIBEC2	SPIBEC1	SPIBEC0			
bit 15							bit 8			
R/W-0	R/C-0, HS	R/W-0	R/W-0	R/W-0	R/W-0	R-0, HS, HC	R-0, HS, HC			
SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF			
bit 7							bit C			
Legend:		C = Clearabl	e bit	HS = Hardware	e Settable bit	HC = Hardwa	re Clearable bi			
R = Readabl	e bit	W = Writable	bit	U = Unimpleme	ented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clearedx = Bit is unknown						
bit 15	SPIEN: SPI	I Enable bit								
	1 = Enables 0 = Disables		d configures S	SCK1, SDO1, SI	DI1 and $\overline{SS1}$ as	serial port pins	3			
bit 14	Unimpleme	nted: Read as	' 0 '							
bit 13	SPISIDL: SF	PI1 Stop in Idle	Mode bit							
		nues the modu es the module		hen device ente le mode	ers Idle mode					
bit 12-11	Unimpleme	nted: Read as	'0'							
bit 10-8	SPIBEC<2:0>: SPI1 Buffer Element Count bits (valid in Enhanced Buffer mode)									
	Master mode: Number of SPI1 transfers that are pending.									
	Slave mode: Number of S	PI1 transfers t	hat are unread	d.						
bit 7	SRMPT: SPI1 Shift Register (SPI1SR) Empty bit (valid in Enhanced Buffer mode)									
		ift register is er ift register is no		y to send or rece	eive the data					
bit 6	SPIROV: SPI1 Receive Overflow Flag bit									
	data in t	he SPI1BUF re	gister	ed and discarded	; the user applic	ation has not re	ad the previous			
		flow has occurr		<i>,</i> <u>–</u> .						
bit 5			FO Empty bit	(valid in Enhanc	ed Buffer mode	e)				
	1 = RX FIFO is empty 0 = RX FIFO is not empty									
bit 4-2			nterrunt Mode	bits (valid in En	hanced Buffer i	mode)				
			-	-		nouc)				
	 111 = Interrupt when the SPI1 transmit buffer is full (SPITBF bit is set) 110 = Interrupt when last bit is shifted into SPI1SR, and as a result, the TX FIFO is empty 101 = Interrupt when the last bit is shifted out of SPI1SR and the transmit is complete 100 = Interrupt when one data is shifted into the SPI1SR, and as a result, the TX FIFO has one open 									
	011 = Intern 010 = Intern	upt when the S	PI1 receive b		ore full					
	 010 = Interrupt when the SPI1 receive buffer is 3/4 or more full 001 = Interrupt when data is available in the receive buffer (SRMPT bit is set) 000 = Interrupt when the last data in the receive buffer is read, and as a result, the buffer is empty 									

REGISTER 16-1: SPI1STAT: SPI1 STATUS AND CONTROL REGISTER (CONTINUED)

bit 1	SPITBF: SPI1 Transmit Buffer Full Status bit
	1 = Transmit has not yet started, SPI1TXB is full
	0 = Transmit has started, SPI1TXB is empty
	Standard Buffer mode:
	Automatically set in hardware when core writes to the SPI1BUF location, loading SPI1TXB. Automatically cleared in hardware when SPI1 module transfers data from SPI1TXB to SPI1SR.
	Enhanced Buffer mode:
	Automatically set in hardware when the CPU writes to the SPI1BUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write operation.
bit 0	SPIRBF: SPI1 Receive Buffer Full Status bit
	 1 = Receive is complete, SPI1RXB is full 0 = Receive is incomplete, SPI1RXB is empty
	Standard Buffer mode:
	Automatically set in hardware when SPI1 transfers data from SPI1SR to SPI1RXB. Automatically cleared in hardware when the core reads the SPI1BUF location, reading SPI1RXB.
	Enhanced Buffer mode: Automatically set in hardware when SPI1 transfers data from SPI1SR to the buffer, filling the last unread buffer location. Automatically cleared in hardware when a buffer location is available for a transfer from

SPI1SR.

REGISTER 16-2: SPI1CON1: SPI1 CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾			
bit 15					I		bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
SSEN ⁽²⁾	CKP	MSTEN	SPRE2 ⁽³⁾	SPRE1 ⁽³⁾	SPRE0 ⁽³⁾	PPRE1 ⁽³⁾	PPRE0 ⁽³⁾			
bit 7	CKP	WISTEIN	SFREZ	SFREIN	SFREU	FFREIO				
							bit			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15-13	Unimplemer	nted: Read as '	0'							
bit 12	DISSCK: Dis	able SCK1 Pin	bit (SPI1 Mas	ter modes only	y)					
	1 = Internal SPI1 clock is disabled, pin functions as I/O									
	0 = Internal SPI1 clock is enabled									
bit 11	DISSDO: Disable SDO1 Pin bit									
	 1 = SDO1 pin is not used by the module; pin functions as I/O 0 = SDO1 pin is controlled by the module 									
bit 10	MODE16: Word/Byte Communication Select bit									
	1 = Communication is word-wide (16 bits)									
bit 9	0 = Communication is byte-wide (8 bits)									
UIL 9	SMP: SPI1 Data Input Sample Phase bit									
	<u>Master mode:</u> 1 = Input data is sampled at the end of data output time									
	0 = Input data is sampled at the middle of data output time									
	Slave mode:									
	SMP must be cleared when SPI1 is used in Slave mode.									
bit 8	CKE: SPI1 Clock Edge Select bit ⁽¹⁾									
	1 = Serial output data changes on transition from active clock state to Idle clock state (refer to bit 6)									
	0 = Serial output data changes on transition from Idle clock state to active clock state (refer to bit 6)									
bit 7		Select Enable		de) ⁽²⁾						
	1 = $\overline{SS1}$ pin is used for Slave mode									
	$0 = \overline{SS1}$ pin is not used by the module; pin is controlled by port function									
bit 6		Polarity Select								
		for clock is a h for clock is a lo								
bit 5	MSTEN: Mas	ster Mode Enab	ole bit							
	1 = Master m									
	0 = Slave mo	de								
Note 1: Th	ne CKE bit is not	used in Frame	d SDI modoc I	Drogram this hi	it to 'o' for Erom	od SDI modeo (
	he CRE bit is not			iogram this bi		eu ori moues (

- **2:** This bit must be cleared when FRMEN = 1.
- **3:** Do not set both primary and secondary prescalers to the value of 1:1.

REGISTER 16-2: SPI1CON1: SPI1 CONTROL REGISTER 1 (CONTINUED)

- - 00 = Primary prescale 64:1
- **Note 1:** The CKE bit is not used in Framed SPI modes. Program this bit to '0' for Framed SPI modes (FRMEN = 1).
 - 2: This bit must be cleared when FRMEN = 1.
 - 3: Do not set both primary and secondary prescalers to the value of 1:1.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
FRMEN	SPIFSD	FRMPOL	—	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
—	—	—	—	—	_	FRMDLY	SPIBEN	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable b	bit	U = Unimplen	nented bit, rea	ad as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	= Bit is unknown	
bit 15	FRMEN: Fran	med SPI1 Suppo	ort bit					
				1 pin is used as	frame sync p	ulse input/output	:)	
		SPI1 support is c						
bit 14		me Sync Pulse I		ntrol bit				
		/nc pulse input (
bit 13	-	nc pulse output						
DIT 13		ame Sync Pulse	-					
		nc pulse is activ nc pulse is activ						
bit 12-2	-	nted: Read as '0						
bit 1	•	ame Sync Pulse		t bit				
		nc pulse coincic	•					
		nc pulse preced						
bit 0	SPIBEN: Ent	hanced Buffer E	nable bit					
	1 = Enhance	d buffer is enabl	ed					
	0 = Enhance	d buffer is disab	led (Standar	d mode)				

REGISTER 16-3: SPI1CON2: SPI1 CONTROL REGISTER 2

NOTES:

17.0 INTER-INTEGRATED CIRCUIT™ (I²C™)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Inter-Integrated Circuit™ (I²C™)" (DS70000195) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXGS202 family of devices contains one Inter-Integrated Circuit $^{\text{TM}}$ (I²C $^{\text{TM}}$) module.

The l^2C module provides complete hardware support for both Slave and Multi-Master modes of the l^2C serial communication standard, with a 16-bit interface.

The I²C module has a 2-pin interface:

- The SCL1 pin is clock
- The SDA1 pin is data

The I²C module offers the following key features:

- I²C interface supporting both Master and Slave modes of operation
- I²C Slave mode supports 7 and 10-Bit Addressing
- I²C Master mode supports 7 and 10-Bit Addressing
- I²C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I²C supports multi-master operation, detects bus collision and arbitrates accordingly
- System Management Bus (SMBus) support


17.1 I²C Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

17.1.1 KEY RESOURCES

- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

FIGURE 17-1: I2C1 BLOCK DIAGRAM



17.2 I²C Control Registers

REGISTER 17-1: I2C1CONL: I2C1 CONTROL REGISTER LOW

	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0				
I2CEN		I2CSIDL	SCLREL	STRICT	A10M	DISSLW	SMEN				
bit 15			•				bit 8				
R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC				
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN				
bit 7	Onten	NonDT	NOREN	ROEN		ROEN	bit (
			Ole such la hit								
L egend: R = Readabl	la hit	HC = Hardware			newted bit wee	d a a 'O'					
		W = Writable b	It		mented bit, rea						
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown				
bit 15	12CEN: 12C1	Enable bit									
		the I2C1 module the I2C1 module					6				
bit 14	Unimplemer	nted: Read as '0'									
bit 13	12CSIDL: 120	C1 Stop in Idle Me	ode bit								
		nues module oper es module operati			mode						
bit 12	SCLREL: SC	CL1 Release Con	trol bit (when op	perating as I ² C	slave)						
	1 = Releases SCL1 clock 0 = Holds SCL1 clock low (clock stretch)										
	If STREN = 1:										
	Bit is R/W (i.e., software can write '0' to initiate stretch and write '1' to release clock). Hardware is clea at the beginning of every slave data byte transmission. Hardware is clear at the end of every slave										
	at the beginr	ning of every sla	ve data byte tra	ansmission. Ha	ardware is clea	r at the end o					
	at the beginr	ning of every sla reception. Hard	ve data byte tra	ansmission. Ha	ardware is clea	r at the end o					
	at the beginr address byte If STREN = 0 Bit is R/S (i.e	ning of every sla reception. Hardv <u>):</u> ., software can o	ve data byte tra ware is clear at t nly write '1' to re	ansmission. Ha the end of eve elease clock). I	ardware is clea ry slave data by Hardware is cle	r at the end o yte reception. ar at the begin	f every slave				
nit 11	at the beginn address byte <u>If STREN = (</u> Bit is R/S (i.e slave data by	ning of every slaver reception. Hardw <u>a.</u> , software can o vte transmission.	ve data byte tra ware is clear at f nly write '1' to re Hardware is cle	ansmission. Ha the end of eve elease clock). I ear at the end o	ardware is clea ry slave data by Hardware is cle	r at the end o yte reception. ar at the begin	f every slave ining of every				
bit 11	at the beginr address byte If <u>STREN = (</u> Bit is R/S (i.e slave data by STRICT: Strie	ning of every slav reception. Hardw <u>D:</u> A., software can o vte transmission. ct I2C1 Reserved	ve data byte tra ware is clear at f nly write '1' to re Hardware is cle d Address Enabl	ansmission. Ha the end of eve elease clock). I ear at the end o	ardware is clea ry slave data by Hardware is cle	r at the end o yte reception. ar at the begin	f every slave ining of every				
bit 11	at the beginn address byte If STREN = (Bit is R/S (i.e slave data by STRICT: Strict 1 = <u>Strict Re</u> In Slave	ning of every slave reception. Hardwork a., software can o vte transmission. ct I2C1 Reserved eserved Addressin mode, the device	ve data byte tra ware is clear at t nly write '1' to re Hardware is cle d Address Enabled: <u>ng is Enabled:</u> e will NACK any	ansmission. Ha the end of eve elease clock). I ear at the end o le bit reserved addr	ardware is clea ry slave data by Hardware is cle of every slave a ess. In Master	r at the end o yte reception. ar at the begin iddress byte re	f every slave ning of every eception.				
bit 11	at the beginn address byte If <u>STREN = 0</u> Bit is R/S (i.e slave data by STRICT: Strict 1 = <u>Strict Re</u> In Slave to gener 0 = <u>Reserve</u>	ning of every slaver reception. Hardwork <u>2:</u> ., software can o /te transmission. ct I2C1 Reserved served Addressing mode, the device rate addresses with ad Addressing is /	ve data byte tra ware is clear at f nly write '1' to re Hardware is cle d Address Enabled: e will NACK any ithin the reserve Acknowledged:	ansmission. Ha the end of eve elease clock). I ear at the end o le bit reserved addr ed address spa	ardware is clea ry slave data by Hardware is cle of every slave a ess. In Master ce.	r at the end o yte reception. ar at the begin iddress byte re mode, the dev	f every slave ining of every eception. ice is allowed				
bit 11	at the beginn address byte <u>If STREN = 0</u> Bit is R/S (i.e slave data by STRICT: Strict 1 = <u>Strict Re</u> In Slave to gener 0 = <u>Reserve</u> In Slave	ning of every slaver reception. Hardwork <u>2:</u> ., software can o /te transmission. ct I2C1 Reserved served Addressing mode, the device rate addresses with	ve data byte tra ware is clear at t nly write '1' to re Hardware is cle Address Enabled: e will NACK any thin the reserve <u>Acknowledged:</u> e will ACK any r	ansmission. Ha the end of eve elease clock). I ear at the end o le bit reserved addre eserved addre	ardware is clea ry slave data by Hardware is cle of every slave a ess. In Master ce.	r at the end o yte reception. ar at the begin iddress byte re mode, the dev	f every slave ining of every eception. ice is allowed				
bit 11 bit 10	at the beginn address byte If <u>STREN = (</u> Bit is R/S (i.e slave data by STRICT: Strict I = <u>Strict Re</u> In Slave to gener 0 = <u>Reserve</u> In Slave address	ning of every slav reception. Hardw <u>):</u> , software can o /te transmission. ct I2C1 Reserved eserved Addressin mode, the device ate addresses with d Addressing is A mode, the device	ve data byte tra ware is clear at i nly write '1' to re Hardware is clear d Address Enabled: e will NACK any ithin the reserved <u>Acknowledged:</u> e will ACK any r rith a reserved a	ansmission. Ha the end of eve elease clock). I ear at the end o le bit reserved addre eserved addre	ardware is clea ry slave data by Hardware is cle of every slave a ess. In Master ce.	r at the end o yte reception. ar at the begin iddress byte re mode, the dev	f every slave				
	at the beginn address byte <u>If STREN = (</u> Bit is R/S (i.e slave data by STRICT: Strict 1 = <u>Strict Re</u> In Slave to gener 0 = <u>Reserve</u> In Slave address A10M: 10-Bi 1 = I2C1ADE	ning of every slav reception. Hardw <u>2:</u> a, software can o /te transmission. ct I2C1 Reserved eserved Addressin mode, the device ate addresses with d Addressing is / mode, the device a slave device w	ve data byte tra ware is clear at t nly write '1' to re Hardware is clea d Address Enabled: e will NACK any ithin the reserved Acknowledged: e will ACK any r ith a reserved a bit a address	ansmission. Ha the end of eve elease clock). I ear at the end o le bit reserved addre eserved addre	ardware is clea ry slave data by Hardware is cle of every slave a ess. In Master ce.	r at the end o yte reception. ar at the begin iddress byte re mode, the dev	f every slave ining of ever eception. ice is allower				
	at the beginn address byte <u>If STREN = 0</u> Bit is R/S (i.e slave data by STRICT: Strict 1 = <u>Strict Re</u> In Slave to gener 0 = <u>Reserve</u> In Slave address A10M: 10-Bit 1 = I2C1ADE 0 = I2C1ADE	ning of every slav reception. Hardw <u>2:</u> a, software can o /te transmission. ct I2C1 Reserved served Addressing mode, the device ate addresses with d Addressing is / mode, the device a slave device w t Slave Address I D is a 10-bit slave	ve data byte tra ware is clear at the Hardware is clear d Address Enabled: e will NACK any thin the reserved <u>Acknowledged:</u> e will ACK any r ith a reserved a bit e address address	ansmission. Ha the end of eve elease clock). I ear at the end o le bit reserved addre eserved addre	ardware is clea ry slave data by Hardware is cle of every slave a ess. In Master ce.	r at the end o yte reception. ar at the begin iddress byte re mode, the dev	f every slave				
bit 10	at the beginn address byte <u>If STREN = 0</u> Bit is R/S (i.e slave data by STRICT: Strict 1 = <u>Strict Re</u> In Slave to gener 0 = <u>Reserve</u> In Slave address A10M: 10-Bi 1 = I2C1ADE 0 = I2C1ADE DISSLW: Dis 1 = Slew rate	ning of every slav reception. Hardw <u>):</u> , software can o te transmission. ct I2C1 Reserved <u>eserved Addressin</u> mode, the device ate addresses with <u>a Addressing is A</u> mode, the device a slave device with t Slave Address I D is a 10-bit slave D is a 7-bit slave a	ve data byte tra ware is clear at the Hardware is clear d Address Enabled: a will NACK any thin the reserved Acknowledged: e will ACK any r with a reserved a bit a address address Control bit ed	ansmission. Ha the end of eve elease clock). I ear at the end o le bit reserved addre eserved addre	ardware is clea ry slave data by Hardware is cle of every slave a ess. In Master ce.	r at the end o yte reception. ar at the begin iddress byte re mode, the dev	f every slave				
bit 10	at the beginn address byte <u>If STREN = 0</u> Bit is R/S (i.e slave data by STRICT: Strict 1 = <u>Strict Re</u> In Slave to gener 0 = <u>Reserve</u> In Slave address A10M: 10-Bi 1 = I2C1ADE 0 = I2C1ADE DISSLW: Dis 1 = Slew rate 0 = Slew rate	ning of every slav reception. Hardw <u>2:</u> ., software can o /te transmission. ct I2C1 Reserved act addressing mode, the device ate addresses with d Addressing is / mode, the device a slave device with t Slave Address I D is a 10-bit slave D is a 7-bit slave able Slew Rate (e control is disable e control is enable	ve data byte tra ware is clear at the Hardware is clear d Address Enabled: e will NACK any ithin the reserved Acknowledged: e will ACK any r with a reserved a bit e address address Control bit ed ed	ansmission. Ha the end of eve elease clock). I ear at the end o le bit reserved addre eserved addre	ardware is clea ry slave data by Hardware is cle of every slave a ess. In Master ce.	r at the end o yte reception. ar at the begin iddress byte re mode, the dev	f every slave				
bit 10 bit 9	at the beginn address byte lf STREN = 0 Bit is R/S (i.e slave data by STRICT: Strict 1 = <u>Strict Re</u> In Slave to gener 0 = <u>Reserve</u> In Slave address A10M: 10-Bi 1 = I2C1ADE 0 = I2C1ADE DISSLW: Dis 1 = Slew rate SMEN: SMB 1 = Enables	ning of every slav reception. Hardw <u>b:</u> ., software can o te transmission. ct I2C1 Reserved <u>eserved Addressin</u> mode, the device ate addresses with <u>ct Addressing is A</u> mode, the device a slave device with the Slave Address I D is a 10-bit slave D is a 7-bit slave control is disable e control is disable e control is enable us Input Levels b I/O pin thresholds	ve data byte tra ware is clear at the Hardware is clear d Address Enabled: a will NACK any within the reserved Acknowledged: e will ACK any r ith a reserved a bit a address Control bit ed ed bit s compliant with	ansmission. Ha the end of eve elease clock). I ear at the end o le bit reserved addre d address spa reserved addre iddress.	ardware is clea ry slave data by Hardware is cle of every slave a ess. In Master rce.	r at the end o yte reception. ar at the begin iddress byte re mode, the dev	f every slave				
bit 10 bit 9	at the beginn address byte <u>If STREN = 0</u> Bit is R/S (i.e slave data by STRICT : Strict 1 = <u>Strict Re</u> In Slave to gener 0 = <u>Reserve</u> In Slave address A10M : 10-Bi 1 = I2C1ADE 0 = I2C1ADE DISSLW : Dis 1 = Slew rate 0 = Slew rate SMEN : SMB 1 = Enables 0 = Disables	ning of every slav reception. Hardw <u>b:</u> ., software can o /te transmission. ct I2C1 Reserved served Addressing mode, the device ate addresses with a daddressing is A mode, the device a slave device with t Slave Address I D is a 10-bit slave D is a 7-bit slave able Slew Rate (e control is disable control is enable us Input Levels b	ve data byte tra ware is clear at the Hardware is clear d Address Enabled: e will NACK any ithin the reserved Acknowledged: e will ACK any r ith a reserved a bit address Control bit ed ed bit s compliant with esholds	ansmission. Ha the end of eve elease clock). I ear at the end o le bit reserved addre d address spa reserved addre address.	ardware is clea ry slave data by Hardware is cle of every slave a ess. In Master ce. ess. In Master n	r at the end o yte reception. ar at the begin iddress byte re mode, the dev	f every slav				

REGISTER 17-1: I2C1CONL: I2C1 CONTROL REGISTER LOW (CONTINUED)

bit 6	STREN: SCL1 Clock Stretch Enable bit (when operating as I ² C slave)
	Used in conjunction with the SCLREL bit.
	1 = Enables software or receives clock stretching
	0 = Disables software or receives clock stretching
bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive)
	Value that is transmitted when the software initiates an Acknowledge sequence. 1 = Sends NACK during Acknowledge 0 = Sends ACK during Acknowledge
L H A	
bit 4	ACKEN: Acknowledge Sequence Enable bit (when operating as I ² C master, applicable during master receive)
	1 = Initiates Acknowledge sequence on the SDA1 and SCL1 pins and transmits the ACKDT data bit. Hardware is clear at the end of the master Acknowledge sequence.
	0 = Acknowledge sequence is not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master)
	 1 = Enables Receive mode for I²C. Hardware is clear at the end of the eighth bit of the master receive data byte.
	0 = Receive sequence is not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	1 = Initiates Stop condition on the SDA1 and SCL1 pins. Hardware is clear at the end of the master Stop sequence.
	0 = Stop condition is not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	1 = Initiates Repeated Start condition on the SDA1 and SCL1 pins. Hardware is clear at the end of the master Repeated Start sequence.
	0 = Repeated Start condition is not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I ² C master)
	1 = Initiates Start condition on the SDA1 and SCL1 pins. Hardware is clear at the end of the master Start sequence.

0 = Start condition is not in progress

REGISTER 17-2: I2C	C1CONH: I2C1 CONTROL	REGISTER HIGH
--------------------	----------------------	---------------

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_		<u> </u>	_	<u> </u>	_		_				
oit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN				
bit 7			202.1	027			bit				
Legend:											
R = Reada	ble bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'					
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
hit 15 7	Unimalona	nted: Deed oo f	<u>`</u>								
bit 15-7 bit 6	-	nted: Read as '		^{[12} C™ Slave mo	de only)						
		interrupt on det	•		de only)						
		ection interrupts		condition							
bit 5	SCIE: Start (Condition Interru	ipt Enable bit ((I ² C Slave mode	only)						
	1 = Enables	interrupt on det	ection of Start	or Restart condi	tions						
		ection interrupts									
bit 4	BOEN: Buffe	er Overwrite Ena	able bit (I ² C SI	ave mode only)							
				enerated for a re	ceived address	/data byte, igno	oring the stat				
		COV bit only if t V is only update									
hit 0		A1 Hold Time Se		V IS Clear							
bit 3				after the falling	odgo of SCI 1						
				after the falling							
bit 2				Enable bit (I ² C		lv)					
	 1 = Enables slave bus collision interrupts 0 = Slave bus collision interrupts are disabled 										
	If the rising edge of SCL1 and SDA1 is sampled low when the module is in a high state, the BCL bit is set and the bus goes Idle. This Detection mode is only valid during data and ACK transmit sequences										
		-		-	d during data a	nd ACK transm	it sequence:				
bit 1		AHEN: Address Hold Enable bit (I ² C Slave mode only) 1 = Following the 8th falling edge of SCL1 for a matching received address byte, the SCLRE									
	(12C1C0		II be cleared a	and SCL1 will be		address byte,	the SCLRE				
bit 0		Hold Enable bit		ode only)							
			-	1 for a received	d data byte, th	e slave hardwa	are clears th				
		L (I2C1CONL<1			····						
			,								

REGISTER 17-3: I2C1STAT: I2C1 STATUS REGISTER

R-0, HSC	R-0, HSC	R-0, HSC	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC
ACKSTAT	TRSTAT	ACKTIM	_	_	BCL	GCSTAT	ADD10
bit 15							bit 8
R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF
bit 7							bit 0
Legend:		C = Clearable	e bit	HS = Hardwar	e Settable bit	HSC = Hardware S	Settable/Clearable bit
R = Readable	e bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is clea	ired	x = Bit is unknown	
bit 15	1 = NACK v 0 = ACK wa	vas received as received fr	from slave om slave	en operating as a slave Ackno		, applicable to maste	er transmit operation)
bit 14	TRSTAT: Tr 1 = Master 0 = Master	ansmit Status transmit is in transmit is no	s bit (when op progress (8 t ot in progress	perating as I ² C bits + ACK)	; master, appli	cable to master tra s clear at the end of	nsmit operation) slave Acknowledge.
bit 13	$1 = I^2 C$ bus	is an Acknow	vledge seque	oit (I ² C Slave n ince, set on the leared on the s	e 8th falling ed		
bit 12-11		ented: Read	-				
bit 10	BCL: Maste	er Bus Collisio	on Detect bit				
	0 = No bus	ollision has b collision dete s set at detec	ected	during a mast	er operation		
bit 9		eneral Call S					
	0 = Genera	I call address I call address s set when the	was not rece	eived	eral call addres	ss. Hardware is cle	ar at Stop detection.
bit 8	ADD10: 10	-Bit Address	Status bit				
	0 = 10-bit a	ddress was n ddress was n s set at the n	ot matched	2nd byte of the	e matched 10-	bit address. Hardv	vare is clear at Stop
bit 7		C1 Write Colli					
	0 = No colli	sion				e I ² C module is bus sy (cleared by softw	
bit 6		1 Receive O					
	1 = A byte v 0 = No over	was received flow	while the I2C	1RCV register		ing the previous by leared by software	
bit 5		Address bit (I			(-	2	
	1 = Indicate 0 = Indicate	es that the las es that the las	t byte receive t byte receive	ed was data ed was a devic		eception of a slave	e byte.

REGISTER 17-3: I2C1STAT: I2C1 STATUS REGISTER (CONTINUED)

bit 4	P: Stop bit
	 1 = Indicates that a Stop bit has been detected last 0 = Stop bit was not detected last
	Hardware is set or clear when a Start, Repeated Start or Stop is detected.
bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
	Hardware is set or clear when a Start, Repeated Start or Stop is detected.
bit 2	R_W: Read/Write Information bit (I ² C Slave mode only)
	 1 = Read – Indicates data transfer is output from the slave 0 = Write – Indicates data transfer is input to the slave Hardware is set or clear after reception of an I²C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	 1 = Receive is complete, I2C1RCV is full 0 = Receive is not complete, I2C1RCV is empty Hardware is set when I2C1RCV is written with a received byte. Hardware is clear when software reads
	I2C1RCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit is in progress, I2C1TRN is full 0 = Transmit is complete, I2C1TRN is empty
	Hardware is set when software writes to I2C1TRN. Hardware is clear at completion of a data transmission.

© 2015 Microchip Technology Inc.

REGISTER 17-4: I2C1MSK: I2C1 SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	_	—	_	—	_	AMSK	(<9:8>
bit 15	·	· · · · ·				-	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			AMS	< <7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSK<9:0>: Address Mask Select bits

For 10-Bit Address:

1 = Enables masking for bit Ax of incoming message address; bit match is not required in this position

0 = Disables masking for bit Ax; bit match is required in this position

For 7-Bit Address (I2C1MSK<6:0> only):

1 = Enables masking for bit Ax + 1 of incoming message address; bit match is not required in this position

0 = Disables masking for bit Ax + 1; bit match is required in this position

18.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Universal Asynchronous Receiver Transmitter (UART)" (DS70000582) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXGS202 family of devices contains one UART module.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33EPXXGS202 device family. The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/J2602, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the U1CTS and U1RTS pins, and also includes an IrDA[®] encoder and decoder.


The primary features of the UART1 module are:

- Full-Duplex, 8 or 9-Bit Data Transmission through the U1TX and U1RX Pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or Two Stop bits
- Hardware Flow Control Option with U1CTS and U1RTS Pins
- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 4.375 Mbps to 67 bps in 16x mode at 60 MIPS
- Baud Rates Ranging from 17.5 Mbps to 267 bps in 4x mode at 60 MIPS
- 4-Deep First-In First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive Interrupts
- A Separate Interrupt for all UART1 Error Conditions
- · Loopback mode for Diagnostic Support
- · Support for Sync and Break Characters
- Support for Automatic Baud Rate Detection
- IrDA[®] Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support

A simplified block diagram of the UART1 module is shown in Figure 18-1. The UART1 module consists of these key hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 18-1: UART1 SIMPLIFIED BLOCK DIAGRAM



18.1 UART Helpful Tips

- In multi-node, direct connect UART networks, UART receive inputs react to the complementary logic level defined by the URXINV bit (U1MODE<4>), which defines the Idle state, the default of which is logic high (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a Start bit detection and will cause the first byte received, after the device has been initialized, to be invalid. To avoid this situation, the user should use a pullup or pull-down resistor on the RX pin depending on the value of the URXINV bit.
 - a) If UR1INV = 0, use a pull-up resistor on the UxRX pin.
 - b) If UR1INV = 1, use a pull-down resistor on the UxRX pin.
- 2. The first character received on a wake-up from Sleep mode, caused by activity on the U1RX pin of the UART1 module, will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock, relative to the incoming U1RX bit timing, is no longer synchronized, resulting in the first character being invalid; this is to be expected.

18.2 UART Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

18.2.1 KEY RESOURCES

- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

18.3 UART Control Registers

REGISTER 18-1: U1MODE: UART1 MODE REGISTER

REGISTER	18-1: U1M	ODE: UART1	MODE REG	ISTER			
R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
UARTEN ⁽¹⁾	—	USIDL	IREN ⁽²⁾	RTSMD	—	UEN1	UEN0
bit 15							bit 8
R/W-0, HC	R/W-0		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	R/W-0, HC ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL
bit 7	LEBACK	ABAUD	UKAINV	БКСП	FDSELI	FDSELU	bit 0
							bit 0
Legend:		HC = Hardwar	e Clearable bi	it			
R = Readabl	e bit	W = Writable b	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15	1 = UART1 is	ART1 Enable bit s enabled; all U s disabled; all U	ART1 pins are				
bit 14	Unimplemen	ted: Read as '0	3				
bit 13	USIDL: UAR	T1 Stop in Idle N	/lode bit				
		nues module op es module opera			le mode		
bit 12	IREN: IrDA [®]	Encoder and De	ecoder Enable	e bit ⁽²⁾			
		oder and decod					
bit 11	RTSMD: Mod	le Selection for	U1RTS Pin bi	t			
		oin is in Simplex oin is in Flow Co					
bit 10	Unimplemen	ted: Read as '0	,				
bit 9-8	UEN<1:0>: U	JART1 Pin Enab	le bits				
	10 = U1TX, U 01 = U1TX, U	J1RX and BCLK J1RX, U1CTS a J1RX and U1RT nd U1RX pins a atches	nd U1RTS pir S pins are en	ns are enabled a abled an <u>d used</u>	and used ; U1CTS pin is	controlled by P	ORT latches
bit 7	WAKE: Wake	e-up on Start bit	Detect During	Sleep Mode Ei	nable bit		
	in hardwa	continues to sam are on the follov -up is enabled		• •	generated on	the falling edge	; bit is cleared
bit 6		ART1 Loopback	Mode Select I	bit			
	1 = Enables	Loopback mode k mode is disab	;				
bit 5	•	o-Baud Enable I					
	before ot	baud rate meas her data; cleare e measurement	d in hardware	upon completion		eception of a Sy	nc field (55h)
	efer to " Univer s	sal Asynchrono e Manual" for infe	ous Receiver	Transmitter (U/			

2: This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER 18-1: U1MODE: UART1 MODE REGISTER (CONTINUED)

bit 4	URXINV: UART1 Receive Polarity Inversion bit 1 = U1RX Idle state is '0' 0 = U1RX Idle state is '1'
bit 3	BRGH: High Baud Rate Enable bit
	 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits
	 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity
bit 0	STSEL: Stop Bit Selection bit
	1 = Two Stop bits 0 = One Stop bit

- **Note 1:** Refer to "Universal Asynchronous Receiver Transmitter (UART)" (DS70000582) in the "*dsPlC33/PlC24 Family Reference Manual*" for information on enabling the UART1 module for receive or transmit operation.
 - 2: This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER 18-2: U1STA: UART1 STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit 0

Legend:	C = Clearable bit HC = Hardware Clearable bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15,13 UTXISEL<1:0>: UART1 Transmission Interrupt Mode Selection bits

- 11 = Reserved; do not use
- 10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR) and as a result, the transmit buffer becomes empty
- 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed
- 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer)
- bit 14 UTXINV: UART1 Transmit Polarity Inversion bit
 - <u>If IREN = 0:</u> 1 = U1TX Idle state is '0'
 - 0 = U1TX Idle state is '1'
 - If IREN = 1:
 - $1 = IrDA^{\ensuremath{\mathbb{R}}}$ encoded, U1TX Idle state is '1'
 - 0 = IrDA encoded, U1TX Idle state is '0'
- bit 12 Unimplemented: Read as '0'
- bit 11 UTXBRK: UART1 Transmit Break bit
 - 1 = Sends Sync Break on next transmission Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion
 - 0 = Sync Break transmission is disabled or completed
- bit 10 UTXEN: UART1 Transmit Enable bit⁽¹⁾
 - 1 = Transmit is enabled, U1TX pin is controlled by UART1
 - 0 = Transmit is disabled, any pending transmission is aborted and buffer is reset; U1TX pin is controlled by the PORT
- bit 9 UTXBF: UART1 Transmit Buffer Full Status bit (read-only)
 - 1 = Transmit buffer is full
 - 0 = Transmit buffer is not full, at least one more character can be written
- bit 8 TRMT: Transmit Shift Register Empty bit (read-only)
 - 1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed)
 - 0 = Transmit Shift Register is not empty, a transmission is in progress or queued
- bit 7-6 URXISEL<1:0>: UART1 Receive Interrupt Mode Selection bits
 - 11 = Interrupt is set on U1RSR transfer, making the receive buffer full (i.e., has 4 data characters)
 - 10 = Interrupt is set on U1RSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters)
 - 0x = Interrupt is set when any character is received and transferred from the U1RSR to the receive buffer; receive buffer has one or more characters
- **Note 1:** Refer to "Universal Asynchronous Receiver Transmitter (UART)" (DS70000582) in the "dsPIC33/PIC24 Family Reference Manual" for information on enabling the UART1 module for transmit operation.

REGISTER 18-2: U1STA: UART1 STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode is enabled; if 9-bit mode is not selected, this does not take effect 0 = Address Detect mode is disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	 1 = Framing error has been detected for the current character (character at the top of the receive FIFO) 0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
	1 = Receive buffer has overflowed
	0 = Receive buffer has not overflowed; clearing a previously set OERR bit ($1 \rightarrow 0$ transition) resets the receiver buffer and the U1RSR to the empty state
bit 0	URXDA: UART1 Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty

Note 1: Refer to "Universal Asynchronous Receiver Transmitter (UART)" (DS70000582) in the "dsPIC33/PIC24 Family Reference Manual" for information on enabling the UART1 module for transmit operation.

19.0 HIGH-SPEED, 12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "12-Bit High-Speed, Multiple SARS A/D Converter (ADC)" (DS70005213) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXGS202 devices have a highspeed, 12-bit Analog-to-Digital Converter (ADC) that features a low conversion latency, high resolution and oversampling capabilities to improve performance in AC/DC, DC/DC power converters.

19.1 Features Overview

The 12-Bit High Speed Multiple SARs Analog-to-Digital Converter (ADC) includes the following features:

- 12-Bit Resolution
- Up to 3.25 Msps Conversion Rate per ADC Core @ 12-Bit Resolution
- Multiple Dedicated ADC Cores
- One Shared (common) ADC Core
- Up to 12 Analog Input Sources
- Conversion Result can be Formatted as Unsigned or Signed Data on a per Channel Basis for All Channels
- Separate 16-Bit Conversion Result Register for each Analog Input
- Simultaneous Sampling of up to 3 Analog Inputs

- Flexible Trigger Options
- Early Interrupt Generation to Enable Fast Processing of Converted Data
- Two Integrated Digital Comparators:
 - Multiple comparison options
 - Assignable to specific analog inputs
- · Oversampling Filters:
 - Provides increased resolution
 - Assignable to a specific analog input
- · Operation During CPU Sleep and Idle modes


A simplified block diagram of the Multiple SARs 12-Bit ADC is shown in Figure 19-1, Figure 19-2 and Figure 19-3.


The module consists of two independent SAR ADC cores. The analog inputs (channels) are connected through multiplexers and switches to the Sample-and-Hold (S/H) circuit of each ADC core. The core uses the channel information (the output format, the measurement mode and the input number) to process the analog sample. When conversion is complete, the result is stored in the result buffer for the specific analog input and passed to the digital filter and digital comparator if they were configured to use data from this particular channel.

The ADC module can sample up to three inputs at a time (two inputs from the dedicated SAR ADC cores and one from the shared SAR ADC cores). If multiple ADC inputs request conversion, the ADC module will convert them in a sequential manner, starting with the lowest order input.


The ADC provides each analog input the ability to specify its own trigger source. This capability allows the ADC to sample and convert analog inputs that are associated with PWM generators operating on independent time bases.











19.2 Analog-to-Digital Converter Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

19.2.1 KEY RESOURCES

- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

REGISTER 19-1: ADCON1L: ADC CONTROL REGISTER 1 LOW

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
ADON ⁽¹⁾		ADSIDL		_	_		_		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	-	—	—	—	—	—	—		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable bi	t	U = Unimpleme	ented bit, read	as '0'			
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown									
bit 15	bit 15 ADON: ADC Enable bit ⁽¹⁾								

ADON: ADO ENGUICON
1 = ADC module is enabled

0 = ADC module is off

- bit 14 Unimplemented: Read as '0'
- bit 13 ADSIDL: ADC Stop in Idle Mode bit
 - 1 = Discontinues module operation when device enters Idle mode
 - 0 = Continues module operation in Idle mode
- bit 12-0 Unimplemented: Read as '0'
- **Note 1:** Set the ADON bit only after the ADC module has been configured. Changing ADC Configuration bits when ADON = 1 will result in unpredictable behavior.

REGISTER 19-2: ADCON1H: ADC CONTROL REGISTER 1 HIGH

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—
bit 15							bit 8
R/W-0	R/W-1	R/W-1	U-0	U-0	U-0	U-0	U-0
FORM	SHRRES1	SHRRES0	—	—	—	—	_
bit 7							bit (
Legend:							
R = Reada	able bit	W = Writable b	it	U = Unimpleme	ented bit, read	as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clear	ed	x = Bit is unkn	own
bit 15-8	Unimpleme	nted: Read as '	0'				
bit 7	FORM: Frac	ctional Data Out	put Format bit				
	1 = Fraction	al					
	0 = Integer						
bit 6-5	SHRRES<1	:0>: Shared AD	C Core Resolut	ion Selection bit	s		
	11 = 12-bit	resolution					

- 12-bit resolution 10 = 10-bit resolution
- 01 = 8-bit resolution
- 00 = 6-bit resolution
- Unimplemented: Read as '0' bit 4-0

REGISTER 19-3: ADCON2L: ADC CONTROL REGISTER 2 LOW

R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	
REFCIE	REFERCIE ⁽²⁾		EIEN		SHREISEL2(1)	SHREISEL1(1)	SHREISEL0(1)	
bit 15	•				•	•	bit 8	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	SHRADCS6	SHRADCS5	SHRADCS4	SHRADCS3	SHRADCS2	SHRADCS1	SHRADCS0	
bit 7						•	bit 0	
Legend:								
R = Reada	able bit	W = Writable b	bit	U = Unimpler	nented bit, read	as '0'		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	wn	
bit 15 bit 14	 1 = Common interrupt will be generated when the band gap will become ready 0 = Common interrupt is disabled for the band gap ready event 							
bit 13		ted: Read as '(517				
bit 12	-	nterrupts Enable						
	1 = The early	interrupt featur	e is enabled fo			(when EISTATx en ANxRDY flag		
bit 11	Unimplement	ted: Read as 'o)'					
bit 10-8	SHREISEL<2	:0>: Shared Co	ore Early Interr	upt Time Seled	ction bits ⁽¹⁾			
	SHREISEL<2:0>: Shared Core Early Interrupt Time Selection bits ⁽¹⁾ 111 = Early interrupt is set and interrupt is generated 8 TADCORE clocks prior to when the data is ready 100 = Early interrupt is set and interrupt is generated 7 TADCORE clocks prior to when the data is ready 101 = Early interrupt is set and interrupt is generated 6 TADCORE clocks prior to when the data is ready 100 = Early interrupt is set and interrupt is generated 5 TADCORE clocks prior to when the data is ready 101 = Early interrupt is set and interrupt is generated 5 TADCORE clocks prior to when the data is ready 101 = Early interrupt is set and interrupt is generated 4 TADCORE clocks prior to when the data is ready 101 = Early interrupt is set and interrupt is generated 3 TADCORE clocks prior to when the data is ready 102 = Early interrupt is set and interrupt is generated 2 TADCORE clocks prior to when the data is ready 103 = Early interrupt is set and interrupt is generated 2 TADCORE clocks prior to when the data is ready 104 = Early interrupt is set and interrupt is generated 2 TADCORE clocks prior to when the data is ready 105 = Early interrupt is set and interrupt is generated 2 TADCORE clocks prior to when the data is ready 106 = Early interrupt is set and interrupt is generated 1 TADCORE clocks prior to when the data is ready 107 = Early interrupt is set and interrupt is generated 1 TADCORE clocks prior to when the data is ready							
bit 7	Unimplement	ted: Read as 'd)'					
bit 6-0	These bits det Core Clock) p 1111111 = 29 • • • • • • • • • • • • • • • • • • •		ber of TCORESI Clock periods Clock periods Clock periods Clock periods	RC (Core Sour		s for one shared	Tadcore (ADC	
	For the 6-bit sha	ared ADC core	resolution (SHF			SEL<2:0> setting ADC core reso		

(SHRRES<1:0> = 01), the SHREISEL<2:0> settings, '110' and '111', are not valid and should not be used.

2: To avoid false interrupts, the REFERCIE bit must be set only after the module is enabled (ADON = 1).

REGISTER 19-4: ADCON2H: ADC CONTROL REGISTER 2 HIGH

R-0, HS, HC	R-0, HS, HC	U-0	U-0	U-0	U-0	R/W-0	R/W-0
REFRDY	REFERR	—	—	—	—	SHRSAMC9	SHRSAMC8
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SHRSAMC7	SHRSAMC6	SHRSAMC5	SHRSAMC4	SHRSAMC3	SHRSAMC2	SHRSAMC1	SHRSAMC0
bit 7							bit 0

Legend:HS = Hardware Settable bit		HC = Hardware Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15 **REFRDY:** Band Gap and Reference Voltage Ready Flag bit 1 = Band gap is ready 0 = Band gap is not ready bit 14 REFERR: Band Gap or Reference Voltage Error Flag bit 1 = Band gap was removed after the ADC module was enabled (ADON = 1) 0 = No band gap error was detected bit 13-10 Unimplemented: Read as '0' bit 9-0 SHRSAMC<9:0>: Shared ADC Core Sample Time Selection bits These bits specify the number of shared ADC Core Clock (TADCORE) periods for the shared ADC core sample time. 1111111111 = 1025 TADCORE 000000001 **= 3 TADCORE** 0000000000 = 2 TADCORE

REGISTER 19-5: ADCON3L: ADC CONTROL REGISTER 3 LOW

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0, HS, HC	R/W-0	R-0, HS, HC
REFSEL2	REFSEL1	REFSEL0	SUSPEND	SUSPCIE	SUSPRDY	SHRSAMP	CNVRTCH
bit 15							bit 8

R/W-0	R-0, HS, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SWLCTRG	SWCTRG	CNVCHSEL5	CNVCHSEL4	CNVCHSEL3	CNVCHSEL2	CNVCHSEL1	CNVCHSEL0
bit 7							bit 0

Legend:	_egend: HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 REFSEL<2:0>: ADC Reference Voltage Selection bits

	Value	VREFH	VREFL]			
	000	AVDD	AVss]			
	001-111 = U I	nimplement	ed: Should	not be used			
bit 12	SUSPEND: All ADC Cores Triggers Disable bit						
	1 = All new tri 0 = All ADC c			C cores are disabled			
bit 11	SUSPCIE: Su	uspend All Al	DC Cores C	Common Interrupt Enable bit			
	and all pr	revious conve	ersions are	ted when ADC cores triggers are suspended (SUSPEND bit finished (SUSPRDY bit becomes set) ed for suspend ADC cores event			
bit 10	SUSPRDY: A	II ADC Cores	s Suspende	d Flag bit			
			• •	JSPEND bit = 1) and have no conversions in progress sions in progress			
bit 9	SHRSAMP: S	Shared ADC	Core Samp	ling Direct Control bit			
	connects an a	inalog input, s ing time. Thi	specified by s bit is not c	idual channel conversion trigger controlled by the CNVRTCH / CNVCHSEL<5:0> bits, to the shared ADC core and allows ex- controlled by hardware and must be cleared before the conve			
	1 = Shared A	DC core sam	ples an ana	alog input specified by the CNVCHSEL<5:0> bits			

0 = Sampling is controlled by the shared ADC core hardware

bit 8 **CNVRTCH:** Software Individual Channel Conversion Trigger bit

- 1 = Single trigger is generated for an analog input specified by the CNVCHSEL<5:0> bits. When the bit is set, it is automatically cleared by hardware on the next instruction cycle.
- 0 = Next individual channel conversion trigger can be generated
- bit 7 SWLCTRG: Software Level-Sensitive Common Trigger bit
 - 1 = Triggers are continuously generated for all channels with the software, level-sensitive, common trigger selected as a source in the ADTRIGxL and ADTRIGxH registers
 - 0 = No software, level-sensitive, common triggers are generated
- bit 6 SWCTRG: Software Common Trigger bit
 - 1 = Single trigger is generated for all channels with the software, common trigger selected as a source in the ADTRIGxL and ADTRIGxH registers. When the bit is set, it is automatically cleared by hardware on the next instruction cycle
 - 0 = Ready to generate the next software, common trigger
- CNVCHSEL <5:0>: Channel Number Selection for Software Individual Channel Conversion Trigger bits bit 5-0 These bits define a channel to be converted when the CNVRTCH bit is set.

REGISTER 19-6: ADCON3H: ADC CONTROL REGISTER 3 HIGH

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CLKSEL1	CLKSEL0	CLKDIV5	CLKDIV4	CLKDIV3	CLKDIV2	CLKDIV1	CLKDIV0
bit 15							bit 8
R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
SHREN	—					C1EN	C0EN
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkno	own
oit 15-14	CLKSEL<2:	0>: ADC Modu	le Clock Sourc	e Selection bits	3		
	11 = APLL						
	10 = FRC						
	01 = Fosc (S	System Clock x	(2)				
	00 = Fsys (S	System Clock)					
bit 13-8	CLKDIV<5:0	>: ADC Modul	e Clock Sourc	e Divider bits			
oit 13-8		>: ADC Modul			es (shared and	dedicated) from	the Tsrc AD
oit 13-8	The divider f	>: ADC Modul	RC clock used	by all ADC cor		dedicated) from C core individu	
bit 13-8	The divider for module clock	ADC Modul orms a TCORES source select	RC clock used ed by the CLK	by all ADC cor SEL<2:0> bits.	Then, each AE		ally divides th
bit 13-8	The divider for module clock TCORESRC cl	ADC Modul orms a TCORES source select ock to get a c	RC clock used ed by the CLK core-specific TA	by all ADC cor SEL<2:0> bits.	Then, each AD	C core individu	ally divides th
bit 13-8	The divider for module clock TCORESRC cl register or th	ADC Modul orms a TCORES source select ock to get a c	BRC clock used and by the CLK core-specific TA 6:0> bits in the	by all ADC con SEL<2:0> bits.	Then, each AD	C core individu	ally divides th
bit 13-8	The divider for module clock TCORESRC cl register or th	ADC Modul orms a TCORES source select ock to get a c e SHRADCS	BRC clock used and by the CLK core-specific TA 6:0> bits in the	by all ADC con SEL<2:0> bits.	Then, each AD	C core individu	ally divides th
bit 13-8	The divider for module clock TCORESRC cl register or th	ADC Modul orms a TCORES source select ock to get a c e SHRADCS	BRC clock used and by the CLK core-specific TA 6:0> bits in the	by all ADC con SEL<2:0> bits.	Then, each AD	C core individu	ally divides the
bit 13-8	The divider for module clock TCORESRC cl register or th 111111 = 64	 ADC Modul orms a TCORES source select ock to get a c e SHRADCS Core Source 	RC clock used and by the CLK core-specific T/ 6:0> bits in the Clock periods	by all ADC con SEL<2:0> bits.	Then, each AD	C core individu	ally divides th
bit 13-8	The divider fr module clock TCORESRC cl register or th 111111 = 64	 ADC Modul orms a TCORES source select ock to get a c e SHRADCS Core Source Core Source C 	RC clock used and by the CLK core-specific T/ 6:0> bits in the Clock periods	by all ADC con SEL<2:0> bits.	Then, each AD	C core individu	ally divides th
bit 13-8	The divider fr module clock TCORESRC cl register or th 111111 = 64	 ADC Modul orms a TCORES source select ock to get a c e SHRADCS Core Source Core Source C Core Source C 	SRC clock used ted by the CLK core-specific T/ 6:0> bits in the Clock periods Clock periods	by all ADC con SEL<2:0> bits.	Then, each AD	C core individu	ally divides th
bit 13-8	The divider fr module clock TCORESRC cl register or th 111111 = 64	 ADC Modul orms a TCORES source select ock to get a c e SHRADCS Core Source Core Source C 	SRC clock used ted by the CLK core-specific T/ 6:0> bits in the Clock periods Clock periods Clock periods Clock periods	by all ADC con SEL<2:0> bits.	Then, each AD	C core individu	ally divides th
bit 13-8 bit 7	The divider fr module clock TCORESRC cl register or th 111111 = 64	 ADC Modul orms a TCORES source select ock to get a c e SHRADCS Core Source Core Source C Core Source C Core Source C 	RC clock used ed by the CLk ore-specific Tr 6:0> bits in the Clock periods Clock periods Clock periods Clock periods	by all ADC con SEL<2:0> bits.	Then, each AD	C core individu	ally divides th
	The divider fr module clock TCORESRC cl register or th 111111 = 64	 ADC Modul orms a TCORES source select ock to get a c e SHRADCS Core Source Core Source C Core Source C Core Source C Core Source C core Source C 	RC clock used ed by the CLK ore-specific Tr 6:0> bits in the Clock periods Clock periods Clock periods Clock period Clock period Clock period	by all ADC con SEL<2:0> bits. ADCORE clock u ADCON2L reg	Then, each AE sing the ADCS ister.	C core individu	ally divides th
	The divider fr module clock TCORESRC cl register or th 111111 = 64	 ADC Modul orms a TCORES source select ock to get a c e SHRADCS Core Source Core Source C Core Source C Core Source C Core Source C core Source C 	RC clock used ed by the CLK ore-specific T/ 6:0> bits in the Clock periods Clock periods Clock periods Clock period Clock period Clock period Elock period Elock period Elock period	by all ADC con SEL<2:0> bits.	Then, each AE sing the ADCS ister.	C core individu	ally divides th
	The divider fr module clock TCORESRC cl register or th 111111 = 64	 ADC Modul orms a TCORES source select ock to get a c e SHRADCS Core Source Core Source C Core Source C Core Source C Core Source C Core Source C 	RC clock used ed by the CLK ore-specific T/ 6:0> bits in the Clock periods Clock periods Clock periods Clock period Elock period Elock period Elock period Enable bit e core clock ar abled	by all ADC con SEL<2:0> bits. ADCORE clock u ADCON2L reg	Then, each AE sing the ADCS ister.	C core individu	ally divides th
bit 7	The divider from module clock TCORESRC clock register or the 111111 = 64	 ADC Modul orms a TCORES source select ock to get a c e SHRADCS Core Source Core Source C Core Source C Core Source C Core Source C ared ADC Core anot disable the ADC core is en 	SRC clock used ted by the CLk core-specific Tr 6:0> bits in the Clock periods Clock periods	by all ADC con SEL<2:0> bits. ADCORE clock u ADCON2L reg	Then, each AE sing the ADCS ister.	C core individu	ally divides th
bit 7 bit 6-2	The divider from module clock TCORESRC clock register or the 111111 = 64 • • • • • • • • • • • • • • • • • • •	 ADC Modul orms a TCORES source select ock to get a c e SHRADCS Core Source C Core Source C Source C Core Source C Core Source C Source C Source Source Source C Source Source Source Source C Source Source /li>	RC clock used ed by the CLk ore-specific Tr 6:0> bits in the Clock periods Clock periods Clock periods Clock periods Clock period Enable bit e core clock ar abled abled '0'	by all ADC con SEL<2:0> bits. ADCORE clock us ADCON2L reg	Then, each AE sing the ADCS ister.	C core individu	ally divides th
	The divider fr module clock TCORESRC cl register or th 111111 = 64	 ADC Modul orms a TCORES source select ock to get a c e SHRADCS Core Source Core Source C Core Source C Core Source C Core Source Source C Core Source Source C Core Source C 	RC clock used ed by the CLK ore-specific Tr 6:0> bits in the Clock periods Clock periods Clock periods Clock period Enable bit e core clock ar abled abled '0' DC Core x Ena	by all ADC con SEL<2:0> bits. ADCORE clock us ADCON2L reg	Then, each AE sing the ADCS ister.	C core individu	ally divides th
bit 7 bit 6-2	The divider fr module clock TCORESRC cl register or th 111111 = 64	 ADC Modul orms a TCORES source select ock to get a c e SHRADCS Core Source Core Source C Core Source C Core Source C Core Source Source C Core Source Source C Core Source C 	RC clock used ed by the CLK core-specific T/ 6:0> bits in the Clock periods Clock periods Clock periods Clock periods Clock periods Clock period Enable bit e core clock ar abled abled '0' DC Core x Ena e core clock ar	by all ADC con SEL<2:0> bits. ADCORE clock us ADCON2L reg	Then, each AE sing the ADCS ister.	C core individu	ally divides th

REGISTER 19-7: ADCON4L: ADC CONTROL REGISTER 4 LOW

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	—	—	_	—	_	SYNCTRG1 ⁽¹⁾	SYNCTRG0 ⁽¹⁾
bit 15		·				• <u>•</u>	bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
	—	—	—	—	—	SAMC1EN	SAMC0EN
bit 7		•		•			bit 0
Legend:							
R = Readal	ole bit	W = Writable I	oit	U = Unimplem	nented bit, read	1 as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknow			wn
bit 15-10	Unimplemen	ted: Read as 'd)'				
bit 9-8	SYNCTRG<1	:0> Dedicated	ADC Core x Tr	igger Synchron	ization bits ⁽¹⁾		

- 1 = All triggers are synchronized with the Core Source Clock (TCORESRC)
- 0 = The ADC core triggers are not synchronized
- bit 7-2 Unimplemented: Read as '0'

bit 1-0 SAMC1EN:SAMC0EN: Dedicated ADC Core x Conversion Delay Enable bits

- 1 = After trigger, the conversion will be delayed and the ADC core will continue sampling during the time specified by the SAMC<9:0> bits in the ADCORExL register
- 0 = After trigger, the sampling will be stopped immediately and the conversion will be started on the next core clock cycle.
- **Note 1:** For proper ADC performance, this bit must be set when using level-sensitive triggers and cleared for edge-sensitive triggers.

REGISTER 19-8: ADCON4H: ADC CONTROL REGISTER 4 HIGH

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	_	—	_	_	_		—		
bit 15							bit 8		
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	—	—	—	C1CHS1	C1CHS0	C0CHS1	C0CHS0		
bit 7					•	•	bit 0		
Legend:									
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'					
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			own		
bit 15-4	-	ented: Read as							
bit 3-2	11 = PGA2 10 = PGA1 01 = AN8 00 = AN1	Dedicated A gative input wh							
bit 1-0	C0CHS<1:0 11 = PGA2 10 = PGA1 01 = AN7 00 = AN0	>: Dedicated A	DC Core 0 Inp	ut Channel Sel	ection bits				

AN7 is a negative input when DIFF0 (ADMOD0L<1>) = 1.

R-0, HC, HS	U-0	U-0	U-0	U-0	U-0	R-0, HC, HS	R-0, HC, HS	
SHRRDY	_	—	—	—	—	C1RDY	CORDY	
bit 15							bit 8	
R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
SHRPWR		—	—	—	—	C1PWR	COPWR	
bit 7							bit 0	
Legend:		HS = Hardwar	e Settable bit	HC = Hardwa	re Clearable bit	t		
R = Readabl	e bit	W = Writable b	bit	U = Unimplem	nented bit, read	as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			iown	
bit 15 bit 14-10 bit 9-8 bit 7 bit 6-2	<pre>SHRRDY: Shared ADC Core Ready Flag bit 1 = ADC core is powered and ready for operation 0 = ADC core is not ready for operation Unimplemented: Read as '0' C1RDY:CORDY: Dedicated ADC Core x Ready Flag bits 1 = ADC Core x is powered and ready for operation 0 = ADC Core x is not ready for operation SHRPWR: Shared ADC Core x Power Enable bit 1 = ADC Core x is powered 0 = ADC Core x is off Unimplemented: Read as '0'</pre>							
bit 1-0		C1PWR:C0PWR: Dedicated ADC Core x Power Enable bits						
	1 = ADC Core x is powered 0 = ADC Core x is off							
	0 = ADC CO	TE X IS OT						

REGISTER 19-9: ADCON5L: ADC CONTROL REGISTER 5 LOW

REGISTER 19-10: ADCON5H: ADC CONTROL REGISTER 5 HIGH

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
	_	—	—	WARMTIME3	WARMTIME2	WARMTIME1	WARMTIME0	
bit 15				·			bit 8	
R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
SHRCIE	—	—	—	—		C1CIE	COCIE	
bit 7							bit 0	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			own	
bit 15-12	Unimpleme	n ted: Read as	ʻ0 '					
bit 11-8	bit 11-8 WARMTIME<3:0>: ADC Cores Power-up Delay bits							
These bits determine the power-up delay in the number of the Core Source Clock (TCORESRC) periods for all ADC cores. 1111 = 32768 Core Source Clock periods								

- 1110 = 16384 Core Source Clock periods
- 1101 = 8192 Core Source Clock periods
- 1100 = 4096 Core Source Clock periods
- 1011 = 2048 Core Source Clock periods
- 1010 = 1024 Core Source Clock periods
- 1001 = 512 Core Source Clock periods
- 1000 = 256 Core Source Clock periods
- 0111 = 128 Core Source Clock periods
- 0110 = 64 Core Source Clock periods
- 0101 = 32 Core Source Clock periods
- 0000-0100 = 16 Core Source Clock periods
- bit 7 SHRCIE: Shared ADC Core Ready Common Interrupt Enable bit
 - 1 = Common interrupt will be generated when ADC core is powered and ready for operation
 - 0 = Common interrupt is disabled for an ADC core ready event
- bit 6-2 Unimplemented: Read as '0'
- bit 1-0 C1CIE: C0CIE: Dedicated ADC Core x Ready Common Interrupt Enable bits
 - 1 = Common interrupt will be generated when ADC Core x is powered and ready for operation
 - 0 = Common interrupt is disabled for an ADC Core x ready event

REGISTER 19-11: ADCOREXL: DEDICATED ADC CORE x CONTROL REGISTER LOW (x = 0,1)

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	—	—	_	—	—	SAMC<9:8>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SAI	MC<7:0>			
bit 7							bit 0
Legend:							
R = Readat	ole bit	W = Writable b	oit	U = Unimplem	ented bit, read	as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	wn
bit 15-10	Unimpleme	nted: Read as	'0'				
bit 9-0	SAMC<9:0>	·: Dedicated AD	C Core x Conv	version Delay S	Selection bits		
	ADC Core C) periods. Duri	ing this time, th	ne ADC Core x	conversion in the still continues	

11111111111 = **1025** TADCORE

000000001 = 3 TADCORE 0000000000 = 2 TADCORE

REGISTER 19-12: ADCOREXH: DEDICATED ADC CORE x CONTROL REGISTER HIGH (x = 0,1)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
	_		EISEL2 ⁽¹⁾	EISEL1 ⁽¹⁾	EISEL0 ⁽¹⁾	RES1	RES0
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0
bit 7							bit C
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimplem	ented bit, read a	as '0'	
-n = Value	e at POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkno	own
bit 15-13	Unimpleme	nted: Read as	·'O'				
bit 12-10	EISEL<2:0>	: ADC Core x I	Early Interrupt T	ime Selection bi	ts ⁽¹⁾		
bit 9-8	011 = Early 010 = Early 001 = Early 000 = Early RES<1:0>:	interrupt is set interrupt is set interrupt is set interrupt is set ADC Core x R	and an interrupt and an interrupt and an interrupt	t is generated 4 t is generated 3 t is generated 2 t is generated 1	TADCORE Clocks p TADCORE Clocks p TADCORE Clocks p TADCORE Clocks p TADCORE Clock p	prior to when the prior to when the prior to when the	e data is read e data is read e data is read
	11 = 12-bit r 10 = 10-bit r 01 = 8-bit re 00 = 6-bit re	esolution solution					
bit 7	Unimpleme	nted: Read as	· 0 '				
bit 6-0	ADCS<6:0>	: ADC Core x	Input Clock Div	ider bits			
	(TADCORE) p 1111111 = 0000011 = 0000010 = 0000001 =	eriod. 254 Core Sour 6 Core Source 4 Core Source 2 Core Source	Clock periods Clock periods Clock periods Clock periods Clock periods Clock periods		(TCORESRC) peri	ods for one AD	C Core Clock
Note 1:	not valid and sh	nould not be us	ed. For the 8-bi		EL<2:0> bits sett lution (RES<1:0 ed.		

REGISTER 19-13: ADLVLTRGL: ADC LEVEL-SENSITIVE TRIGGER CONTROL REGISTER LOW

U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	LVLEN14	—	—		LVLE	EN<11:8>				
bit 15				•			bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			LVL	.EN<7:0>						
bit 7							bit 0			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clearedx = Bit is unknown			own			
bit 15	Unimpleme	nted: Read as	ʻ0 '							
bit 14	LVLEN14: L	evel Trigger 14	Enable bit							
	1 = Input Ch	annel 14 trigge	er is level-sensi	tive						
	0 = Input Channel 14 trigger is edge-sensitive									
bit 13-12	Unimpleme	Unimplemented: Read as '0'								
bit 11-0	LVLEN<11:0	LVLEN<11:0>: Level Trigger x Enable bits								
	1 = Input Ch	1 = Input Channel x trigger is level-sensitive								
	0 = Input Ch	0 = Input Channel x trigger is edge-sensitive								

REGISTER 19-14: ADEIEL: ADC EARLY INTERRUPT ENABLE REGISTER LOW

U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	EIEN14	—	—		EIEN	<11:8>	
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			EIE	N<7:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 14	EIEN14: Early Interrupt Enable for Corresponding Analog Inputs bit
	1 = Early interrupt is enabled for the channel
	0 = Early interrupt is disabled for the channel

bit 13-12 Unimplemented: Read as '0'

bit 11-0	EIEN<11:0>: Early Interrupt Enable for Corresponding Analog Inputs bits
	1 = Early interrupt is enabled for the channel
	0 = Early interrupt is disabled for the channel

REGISTER 19-15: ADEISTATL: ADC EARLY INTERRUPT STATUS REGISTER LOW

	D 4 4 4 0			5444.0	5444.0	D 444 0	5444.0
U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	EISTAT14	-	—		EIST	AT<11:8>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			EIST	AT<7:0>			
bit 7							bit 0
Legend:							
R = Readal	ble bit	W = Writable b	it	U = Unimplem	nented bit, rea	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknow	n
bit 15	Unimpleme	nted: Read as '	o '				
bit 14	EISTAT14:	Early Interrupt St	atus for Corres	sponding Analo	og Inputs bit		
		errupt was gene			0		
		errupt was not g		the last ADCE	BUFx read		
bit 13-12	Unimpleme	nted: Read as ') '				
bit 11-0	FISTAT<11	0>: Early Interru	nt Status for C	orresponding A	analog Inputs I	nits	
				on coponding /	indicg inputs i	5110	

- 1 = Early interrupt was generated
- 0 = Early interrupt was not generated since the last ADCBUFx read

REGISTER 19-16: ADMOD0L: ADC INPUT MODE CONTROL REGISTER 0 LOW

-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
R = Readable bit		W = Writable	bit	U = Unimplemented bit, read as '0'			
Legend:							
bit 7							bit (
—	SIGN3	_	SIGN2	DIFF1	SIGN1	DIFF0	SIGN0
U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15	•				•		bit 8
—	SIGN7	_	SIGN6	—	SIGN5	—	SIGN4
U-0	R/W-0	U-0	R/W-0	U-0	R/W-0	U-0	R/W-0

bit (odd)15-5 Unimplemented: Read as '0'

bit (3,1) **DIFF<x>:** Differential-Mode for Corresponding Analog Inputs bits

1 = Channel is differential

0 = Channel is single-ended

bit (even) SIGNx: Output Data Sign for Corresponding Analog Inputs bits

1 = Channel output data is signed

0 = Channel output data is unsigned

REGISTER 19-17: ADMOD0H: ADC INPUT MODE CONTROL REGISTER 0 HIGH

U-0	U-0	U-0	R/W-0	U-0	R/W-0	U-0	R/W-0
—	_	—	SIGN14	—	SIGN13	—	SIGN12
bit 15							bit 8
U-0	R/W-0	U-0	R/W-0	U-0	R/W-0	U-0	R/W-0
—	SIGN11	—	SIGN10	—	SIGN9	—	SIGN8
bit 7							bit 0
Legend:							

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit (odd) Unimplemented: Read as '0'

bit (even) SIGN<x>: Output Data Sign for Corresponding Analog Inputs bits

1 = Channel output data is signed

0 = Channel output data is unsigned

REGISTER 19-18: ADIEL: ADC INTERRUPT ENABLE REGISTER LOW

U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	IE14	_	—		IE<	11:8>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			IE	=<7:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
--------	----------------------------

- bit 14 IE14: Common Interrupt Enable bit 1 = Common and individual interrupt is enabled for the corresponding channel 0 = Common and individual interrupt is disabled for the corresponding channel
- bit 13-12 Unimplemented: Read as '0'
- bit 11-0 IE<11:0>: Common Interrupt Enable bits
 - 1 = Common and individual interrupts are enabled for the corresponding channel
 - 0 = Common and individual interrupts are disabled for the corresponding channel

REGISTER 19-19: ADSTATL: ADC DATA READY STATUS REGISTER LOW

U-0	R-0, HC, HS	U-0	U-0	R-0, HC, HS	R-0, HC, HS	R-0, HC, HS	R-0, HC, HS
—	AN14RDY	_	—	AN11RDY	AN10RDY	AN9RDY	AN8RDY
bit 15							bit 8

R-0, HC, HS	R-0, HC, HS	R-0, HC, HS	R-0, HC, HS	R-0, HC, HS	R-0, HC, HS	R-0, HC, HS	R-0, HC, HS
AN7RDY	AN6RDY	AN5RDY	AN4RDY	AN3RDY	AN2RDY	AN1RDY	AN0RDY
bit 7							bit 0

Legend:	HS = Hardware Settable bit	HC = Hardware Clearable bi	t	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	ead as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	Unimplemented: Read as '0'
bit 14	AN14RDY: ADC Conversion Data Ready for Corresponding Analog Input bit
	 1 = Channel conversion result is ready in the corresponding ADCBUFx register 0 = Channel conversion result is not ready
bit 13-12	Unimplemented: Read as '0'
bit 11-0	AN11RDY:AN0RDY: ADC Conversion Data Ready for Corresponding Analog Input bits 1 = Channel conversion result is ready in the corresponding ADCBUFx register 0 = Channel conversion result is not ready

REGISTER 19-20: ADTRIGXL AND ADTRIGXH: ADC CHANNEL TRIGGER x SELECTION REGISTERS LOW AND HIGH (x = 0 to 3)

U-0													
	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
—	_	—	TRGSRC(x+1)	TRGSRC(x+1)	TRGSRC(x+1)	TRGSRC(x+1)	TRGSRC(x+1						
bit 15		•	·	-			bit						
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
_	_	—	TRGSRCx	TRGSRCx	TRGSRCx	TRGSRCx	TRGSRCx						
bit 7							bit						
Legend:			1.11			. (0)							
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'									
-n = Value at POR		'1' = Bit is se	t	'0' = Bit is cleared		x = Bit is unknown							
bit 15-13	Unimalan	antad. Dood o	•• •• •										
bit 12-8	-	1ented: Read a (x+1)<4:0>: Tric		ection for Corres	nonding Analog	Innuts hits							
511 12 0	11111 = /				portaing / traiog								
	11111 - F												
	11101 = Reserved 11100 = Reserved												
	1100 = Reserved												
	11010 = PWM Generator 3 current-limit trigger												
	11001 = PWM Generator 2 current-limit trigger												
	11000 = PWM Generator 1 current-limit trigger												
	10111 = Reserved												
	10110 = Output Compare 1 trigger												
	10101 = Reserved												
	10100 = Reserved												
	10100 = F	Reserved		10011 = Reserved									
		Reserved											
	10011 = F 10010 = F 10001 = F	Reserved Reserved PWM Generator	⁻ 3 secondary tri										
	10011 = F 10010 = F 10001 = F 10000 = F	Reserved Reserved PWM Generator PWM Generator	2 secondary tri	igger									
	10011 = F 10010 = F 10001 = F 10000 = F 01111 = F	Reserved Reserved PWM Generator PWM Generator PWM Generator	2 secondary tri 1 secondary tri	gger gger									
	10011 = F 10010 = F 10001 = F 10000 = F 01111 = F 01110 = F	Reserved Reserved PWM Generator PWM Generator PWM Generator PWM Secondar	2 secondary tri 1 secondary tri y Special Event	gger gger									
	10011 = F 10010 = F 10001 = F 10000 = F 01111 = F 01110 = F 01101 = 7	Reserved Reserved PWM Generator PWM Generator PWM Generator PWM Secondar Fimer2 period m	2 secondary tri 1 secondary tri y Special Event natch	gger gger									
	10011 = F 10010 = F 10001 = F 01111 = F 01110 = F 01101 = 7 01100 = 7	Reserved Reserved PWM Generator PWM Generator PWM Generator PWM Secondar Fimer2 period m Fimer1 period m	2 secondary tri 1 secondary tri y Special Event natch	gger gger									
	10011 = F 10010 = F 10001 = F 01111 = F 01110 = F 01101 = 7 01100 = 7 01011 = F	Reserved Reserved PWM Generator PWM Generator PWM Secondar Timer2 period m Timer1 period m Reserved	2 secondary tri 1 secondary tri y Special Event natch	gger gger									
	10011 = F 10010 = F 10000 = F 01111 = F 01101 = T 01100 = T 01011 = F 01011 = F	Reserved Reserved PWM Generator PWM Generator PWM Secondar Fimer2 period m Fimer1 period m Reserved Reserved	2 secondary tri 1 secondary tri y Special Event natch	gger gger									
	10011 = F 10010 = F 10000 = F 01111 = F 01101 = T 01100 = T 01011 = F 01010 = F 01010 = F 01001 = F	Reserved Reserved PWM Generator PWM Generator PWM Secondar Fimer2 period m Fimer1 period m Reserved Reserved Reserved	2 secondary tri 1 secondary tri y Special Event natch	gger gger									
	10011 = F 10010 = F 10000 = F 01111 = F 01100 = T 01101 = T 01011 = F 01011 = F 01010 = F 01001 = F 01001 = F	Reserved Reserved PWM Generator PWM Generator PWM Secondar Fimer2 period m Fimer1 period m Reserved Reserved Reserved Reserved	2 secondary tri 1 secondary tri y Special Event hatch hatch	gger gger Trigger									
	10011 = F 10010 = F 10000 = F 01111 = F 01100 = T 01101 = T 01011 = F 01011 = F 01010 = F 01001 = F 01000 = F 01000 = F	Reserved Reserved PWM Generator PWM Generator PWM Secondar Fimer2 period m Fimer1 period m Reserved Reserved Reserved Reserved Reserved PWM Generator	2 secondary tri 1 secondary tri y Special Event hatch 3 primary trigge	gger gger Trigger er									
	10011 = F 10010 = F 10000 = F 01111 = F 01100 = T 01100 = T 01011 = F 01010 = F 01010 = F 01001 = F 01000 = F 01010 = F 00111 = F	Reserved Reserved PWM Generator PWM Generator PWM Secondar Fimer2 period m Fimer1 period m Reserved Reserved Reserved Reserved Reserved PWM Generator PWM Generator	2 secondary tri 1 secondary tri y Special Event hatch 3 primary trigge 2 primary trigge	gger gger Trigger er er									
	10011 = F 10010 = F 10000 = F 01111 = F 01100 = T 01100 = T 01001 = F 01001 = F 01000 = F 01000 = F 00111 = F 00110 = F 00101 = F	Reserved Reserved PWM Generator PWM Generator PWM Generator PWM Secondar Fimer2 period m Fimer1 period m Reserved Reserved Reserved Reserved PWM Generator PWM Generator	 2 secondary tri 1 secondary tri y Special Event atch atch 3 primary trigge 2 primary trigge 1 primary trigge 	gger gger Trigger er er									
	10011 = F 10010 = F 10000 = F 01111 = F 01100 = T 01100 = T 01001 = F 01001 = F 01000 = F 00111 = F 00110 = F 00110 = F 00100 = F	Reserved Reserved PWM Generator PWM Generator PWM Generator PWM Secondar Fimer2 period m Fimer1 period m Reserved Reserved Reserved Reserved PWM Generator PWM Generator PWM Generator PWM Generator	 2 secondary tri 1 secondary tri y Special Event atch atch 3 primary trigge 2 primary trigge 1 primary trigge 	gger gger Trigger er er									
	10011 = F 10010 = F 10000 = F 01111 = F 01100 = T 01100 = T 01001 = F 01001 = F 01000 = F 00101 = F 00110 = F 00101 = F 00101 = F 00100 = F 00100 = F	Reserved Reserved PWM Generator PWM Generator PWM Generator PWM Secondar Fimer2 period m Fimer1 period m Reserved Reserved Reserved Reserved PWM Generator PWM Generator PWM Generator PWM Generator PWM Special Ex Reserved	 2 secondary tri 1 secondary tri y Special Event atch atch 3 primary trigger 2 primary trigger 1 primary trigger 	gger gger Trigger er er									
	10011 = F 10010 = F 10000 = F 01111 = F 01100 = T 01100 = T 01001 = F 01001 = F 01001 = F 00101 = F 00111 = F 00101 = F 00100 = F 00011 = F 00011 = F	Reserved Reserved PWM Generator PWM Generator PWM Generator PWM Secondar Fimer2 period m Fimer1 period m Reserved Reserved Reserved Reserved PWM Generator PWM Generator PWM Generator PWM Generator PWM Generator PWM Special Ev Reserved Reserved Reserved Reserved Reserved Reserved	 2 secondary tri 1 secondary tri y Special Event atch atch 3 primary trigger 2 primary trigger 1 primary trigger rigger 	gger gger Trigger er er									
	10011 = F 10010 = F 10000 = F 01111 = F 01100 = T 01100 = T 01001 = F 01010 = F 01010 = F 01010 = F 00111 = F 00100 = F 00100 = F 00011 = F 00010 = L 00001 = C	Reserved Reserved PWM Generator PWM Generator PWM Secondar Fimer2 period m Fimer1 period m Reserved Reserved Reserved Reserved PWM Generator PWM Generator PWM Generator PWM Generator PWM Special Ev Reserved Level software to Common software	 2 secondary tri 1 secondary tri y Special Event atch atch 3 primary trigger 2 primary trigger ingger rigger rigger rigger 	gger gger Trigger er er									
bit 7-5	10011 = F 10010 = F 10000 = F 01111 = F 01100 = T 01100 = T 01001 = F 01010 = F 01001 = F 01000 = F 00101 = F 00100 = F 00010 = F 00001 = C 00000 = N	Reserved Reserved PWM Generator PWM Generator PWM Generator PWM Secondar Fimer2 period m Fimer1 period m Reserved Reserved Reserved Reserved PWM Generator PWM Generator PWM Generator PWM Generator PWM Generator PWM Special Ev Reserved Reserved Reserved Reserved Reserved Reserved	 2 secondary tri 1 secondary tri y Special Event hatch 3 primary trigger 2 primary trigger 1 primary trigger rigger rigger abled 	gger gger Trigger er er									

REGISTER 19-20: ADTRIGXL AND ADTRIGXH: ADC CHANNEL TRIGGER x SELECTION REGISTERS LOW AND HIGH (x = 0 to 3) (CONTINUED)

- bit 4-0 TRGSRCx<4:0>: Trigger Source Selection for Corresponding Analog Inputs bits
 - 11111 = ADTRIG31
 - 11110 = Reserved
 - 11101 = Reserved
 - 11100 = Reserved
 - 11011 = Reserved
 - 11010 = PWM Generator 3 current-limit trigger
 - 11001 = PWM Generator 2 current-limit trigger
 - 11000 = PWM Generator 1 current-limit trigger
 - 10111 = Reserved
 - 10110 = Output Compare 1 trigger
 - 10101 = Reserved
 - 10100 = Reserved
 - 10011 = Reserved
 - 10010 = Reserved
 - 10001 = PWM Generator 3 secondary trigger
 - 10000 = PWM Generator 2 secondary trigger
 - 01111 = PWM Generator 1 secondary trigger
 - 01110 = PWM secondary Special Event Trigger
 - 01101 = Timer2 period match
 - 01100 = Timer1 period match
 - 01011 = Reserved
 - 01010 = Reserved
 - 01001 = Reserved
 - 01000 = Reserved
 - 00111 = PWM Generator 3 primary trigger
 - 00110 = PWM Generator 2 primary trigger
 - 00101 = PWM Generator 1 primary trigger
 - 00100 = PWM Special Event Trigger
 - 00011 = Reserved
 - 00010 = Level software trigger
 - 00001 = Common software trigger
 - 00000 = No trigger is enabled

REGISTER 19-21: ADCAL0L: ADC CALIBRATION REGISTER 0 LOW

R-0, HC, HS	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
CAL1RDY	_	_	_	CAL1SKIP	CAL1DIFF	CAL1EN	CAL1RUN
bit 15	•						bit 8
R-0, HC, HS	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
CALORDY		—	_	CALOSKIP	CAL0DIFF	CAL0EN	CALORUN
bit 7							bit (
Legend:		HS = Hardware	Settable bit	HC = Hardwar	e Clearable bit		
R = Readabl	le bit	W = Writable b			ented bit, read a	s '0'	
-n = Value at		'1' = Bit is set	it.	'0' = Bit is clea		x = Bit is unk	nown
				- Bit io olou			
bit 15	CAL1RDY:	Dedicated ADC (Core 1 Calibra	tion Status Flag	ı bit		
		ed ADC Core 1 c		•			
	0 = Dedicat	ed ADC Core 1 c	alibration is in	progress			
bit 14-12	Unimpleme	ented: Read as '0)'				
bit 11	CAL1SKIP:	Dedicated ADC	Core 1 Calibr	ation Bypass bit			
		ower-up, the dedic ower-up, the dedic					
bit 10		Dedicated ADC					
		ed ADC Core 1 w					
		ed ADC Core 1 w			•		
bit 9	CAL1EN: D	edicated ADC Co	ore 1 Calibrati	on Enable bit			
		ted ADC Core 1	calibration bit	s (CALxRDY, C	ALxSKIP, CALxE	DIFF and CAL	xRUN) can be
		ed by software ted ADC Core 1 o	alibration bita	are disabled			
bit 8		Dedicated ADC					
		bit is set by soft			ore 1 calibration	cvcle is star	ted [,] this hit i
	automa	atically cleared by re can start the ne	hardware				
bit 7	CALORDY:	Dedicated ADC (Core 0 Calibra	ation Status Flag	ı bit		
		ed ADC Core 0 c ed ADC Core 0 c					
bit 6-4		ented: Read as '0					
bit 3	CAL0SKIP:	Dedicated ADC	Core 0 Calibr	ation Bypass bit			
	1 = After po	ower-up, the dedic ower-up, the dedic	ated ADC Co	re 0 will not be	calibrated		
bit 2	CAL0DIFF:	Dedicated ADC	Core 0 Differe	ential-Mode Calil	bration bit		
		ed ADC Core 0 w ed ADC Core 0 w			•		
bit 1	CALOEN: D	edicated ADC Co	ore 0 Calibrati	on Enable bit			
	1 = Dedica	ted ADC Core 0			ALxSKIP, CALxE	DIFF and CAL	xRUN) can be
		ed by software ted ADC Core 0 o	alibration bits	are disabled			
bit 0	CALORUN:	Dedicated ADC	Core 0 Calibra	ation Start bit			
	automa	bit is set by soft atically cleared by	hardware		ore 0 calibration	cycle is star	ted; this bit is
	0 = Softwa	re can start the ne	ext calibration	cycle			

REGISTER 19-22:	ADCAL1H: ADC CALIBRATION REGISTER 1 HIGH
-----------------	--

	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
R/W-0, HS		0-0	0-0	-			-
CSHRRDY		_		CSHRSKIP	CSHRDIFF	CSHREN	CSHRRUN
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	_	—
bit 7							bit 0
Legend:		HS = Hardware	e Settable bit				
R = Readab	ole bit	W = Writable b	it	U = Unimplem	ented bit, read	as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown
bit 15	CSHRRDY:	Shared ADC Co	re Calibration S	tatus Flag bit			
	1 = Dedicate	ed ADC core calil	oration is finish	ed			
	0 = Dedicated ADC core calibration is in progress						
bit 14-12	Unimpleme	nted: Read as '0	3				
bit 11	CSHRSKIP: Shared ADC Core Calibration Bypass bit						
1 = After power-up, the dedicated ADC core will not be calibrated							
	1 = After pov	wer-up, the dedic	aled ADC core				
		wer-up, the dedic wer-up, the dedic					
bit 10	0 = After pov		ated ADC core	will be calibrate	ed		

1 = Dedicated ADC core calibration bits (CSHRRDY, CSHRSKIP, CSHRDIFF and CSHRRUN) can be

1 = If this bit is set by software, the dedicated ADC core calibration cycle is started; this bit is cleared

0 = Dedicated ADC core will be calibrated in Single-Ended Input mode

CSHREN: Shared ADC Core Calibration Enable bit

0 = Dedicated ADC core calibration bits are disabled

CSHRRUN: Shared ADC Core Calibration Start bit

0 = Software can start the next calibration cycle

accessed by software

automatically by hardware

Unimplemented: Read as '0'

bit 9

bit 8

bit 7-0

REGISTER 19-23: ADCMPxCON: ADC DIGITAL COMPARATOR x CONTROL REGISTER (x = 0,1)

U-0	U-0	U-0	R-0, HC, HS	R-0, HC, HS	R-0, HC, HS	R-0, HC, HS	R-0, HC, HS			
—	-	—	CHNL4	CHNL3	CHNL2	CHNL1	CHNL0			
bit 15							bit			
D A A U O	D 444 0		Dates		DMU 0	D 444 0	D 444 0			
R/W/0	R/W-0	R-0, HC, HS	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CMPEN	IE	STAT	BTWN	HIHI	HILO	LOHI	LOLO			
bit 7							bit			
Legend:		HS = Hardwa	re Settable bit	HC = Hardware	e Clearable bit					
R = Readal	ole bit	W = Writable	bit	U = Unimpleme	ented bit, read a	as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clear		x = Bit is unkr	nown			
bit 15-13	Unimpleme	nted: Read as	0'							
bit 12-8	CHNL<4:0>	: Input Channel	Number bits							
			ted an event for	a channel, this o	channel numbe	r is written to th	nese bits.			
		11 = Reserved								
	01110 = A •	AN 14								
	•									
	•									
	00001 = AN 00000 = AN									
bit 7	CMPEN: Di	gital Comparato	r Enable bit							
		omparator is en								
	0 = Digital c	omparator is dis	abled and the S	STAT status bit is	cleared					
bit 6	•	ator Common A								
			•	ed if the compara		omparison ever	nt			
		-	-	erated for the cor	mparator					
bit 5		parator Event St					_			
				annel number is since the last re			5.			
	 1 = A comparison event has been detected since the last read of the CHNL<4:0> bits 0 = A comparison event has not been detected since the last read of the CHNL<4:0> bits 									
bit 4	BTWN: Bet	ween Low/High	Comparator Eve	ent bit						
				DCMPxLO ≤ AD						
	0 = Does not generate a digital comparator event when ADCMPxLO ≤ ADCBUFx < ADCMPxHI									
bit 3	-	ligh Comparato								
	 1 = Generates a digital comparator event when ADCBUFx ≥ ADCMPxHI 0 = Does not generate a digital comparator event when ADCBUFx ≥ ADCMPxHI 									
bit 2		Low Comparate	-	event when AD						
DIL Z	•	•								
		Generates a digital comparator event when ADCBUFx < ADCMPxHI Does not generate a digital comparator event when ADCBUFx < ADCMPxHI								
bit 1	LOHI: Low/High Comparator Event bit									
		•		hen ADCBUFx ≥	≥ ADCMPxLO					
	0 = Does no	ot generate a dig	ital comparator	event when ADO	CBUFx ≥ ADCM	1PxLO				
bit 0		Low Comparate								
				hen ADCBUFx <						
	0 = Does nc	or generate a dig	nial comparator	event when ADO	CROFX < ADCI	IFXLU				

REGISTER 19-24: ADCMPxENL: ADC DIGITAL COMPARATOR x CHANNEL ENABLE REGISTER LOW (x = 0,1)

_							
U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_	CMPEN14	_	—		CMPE	N<11:8>	
bit 15							bit 8
R/W/0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CN	/IPEN<7:0>			
bit 7							bit 0

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 Unimplemented: Read as '0'

bit 14 CMPEN14: Comparator Enable for Corresponding Input Channel bit

1 = Conversion result for corresponding channel is used by the comparator
 0 = Conversion result for corresponding channel is not used by the comparator

- bit 13-12 Unimplemented: Read as '0'
- bit 11-0 CMPEN<11:0>: Comparator Enable for Corresponding Input Channels bits

1 = Conversion result for corresponding channel is used by the comparator

0 = Conversion result for corresponding channel is not used by the comparator

REGISTER 19-25: ADFL0CON: ADC DIGITAL FILTER 0 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0, HC, HS		
FLEN	MODE1	MODE0	OVRSAM2	OVRSAM1	OVRSAM0	IE	RDY		
bit 15							bit 8		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	_	_	FLCHSEL4	FLCHSEL3	FLCHSEL2	FLCHSEL1	FLCHSEL0		
bit 7							bit 0		
Legend:		HC = Hardwar	e Clearable bit	HS = Hardwar	re Settable bit				
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'			
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	iown		
bit 15	FLEN: Filter	r Enable bit							
	1 = Filter is	enabled							
	0 = Filter is	disabled and th	e RDY bit is clea	ared					
bit 14-13	MODE<1:0	>: Filter Mode b	its						
	11 = Averag	ging mode							
	10 = Reserv								
	01 = Reserv								
bit 12-10		ampling mode		nling Potio hito					
DIL 12-10			aging/Oversam	pling Ratio bits					
	<u>If MODE<1:</u> 111 = 128x		the ADFL0DAT	register is in 12	2.4 format)				
			he ADFL0DAT r						
	•		e ADFL0DAT re	•	,				
			e ADFL0DAT re						
			the ADFL0DAT he ADFL0DAT r						
			he ADFL0DAT r						
			e ADFL0DAT re						
	If MODE<1:	0> = 11 (12-bit	result in the AD	FL0DAT registe	er):				
	111 = 256x								
	110 = 128x 101 = 64x								
	101 - 04x 100 = 32x								
	011 = 16x								
	010 = 8x								
	001 = 4 x								
L:1 0	000 = 2x			1					
bit 9			errupt Enable bi						
			t will be generate t will not be gene			eady			
bit 8		-	Data Ready Flag						
					n the ADFL0DA	T register.			
	This bit is cleared by hardware when the result is read from the ADFL0DAT register.								
	 1 = Data in the ADFL0DAT register is ready 0 = The ADFL0DAT register has been read and new data in the ADFL0DAT register is not ready 								
					n the ADFL0DA	T register is no	t ready		

REGISTER 19-25: ADFL0CON: ADC DIGITAL FILTER 0 CONTROL REGISTER (CONTINUED)

bit 4-0 FLCHSEL<4:0>: Oversampling Filter Input Channel Selection bits 01111-11111 = Reserved 01110 = AN14 • • 00001 = AN1 00000 = AN0

dsPIC33EPXXGS202 FAMILY

NOTES:

20.0 HIGH-SPEED ANALOG COMPARATOR

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "High-Speed Analog Comparator Module" (DS70005128) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 2: Some registers and appended bits
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The high-speed analog comparator module monitors current and/or voltage transients that may be too fast for the CPU and ADC to capture.

20.1 Features Overview


The SMPS comparator module offers the following major features:

- Two Rail-to-Rail Analog Comparators
- Dedicated 12-Bit DAC for each Analog Comparator
- Up to Six Selectable Input Sources per Comparator:
 - Four external inputs
 - Two internal inputs from the PGAx module
- Programmable Comparator Hysteresis
- Programmable Output Polarity
- Voltage References for the DACx:
 AVDD
- Interrupt Generation Capability
- Functional Support for PWMx:
 - PWMx duty cycle control
 - PWMx period control
 - PWMx Fault detected

20.2 Module Description

Figure 20-1 shows a functional block diagram of one analog comparator from the high-speed analog comparator module. The analog comparator provides high-speed operation with a typical delay of 15 ns. The negative input of the comparator is always connected to the DACx circuit. The positive input of the comparator is connected to an analog multiplexer that selects the desired source pin. The analog comparator input pins are typically shared with pins used by the Analog-to-Digital Converter (ADC) module. Both the comparator and the ADC can use the same pins at the same time. This capability enables a user to measure an input voltage with the ADC and detect voltage transients with the comparator.





20.3 Module Applications

This module provides a means for the SMPS dsPIC[®] DSC devices to monitor voltage and currents in a power conversion application. The ability to detect transient conditions, and stimulate the dsPIC DSC processor and/or peripherals, without requiring the processor and ADC to constantly monitor voltages or currents, frees the dsPIC DSC to perform other tasks.

The comparator module has a high-speed comparator and an associated 12-bit DAC that provides a programmable reference voltage to the inverting input of the comparator. The polarity of the comparator output is user-programmable. The output of the module can be used in the following modes:

- Generate an Interrupt
- Trigger an ADC Sample and Convert Process
- Truncate the PWMx Signal (current-limit)
- Truncate the PWMx Period (current minimum)
- Disable the PWMx Outputs (Fault latch)

The output of the comparator module may be used in multiple modes at the same time, such as: 1) Generate an interrupt, 2) Have the ADC take a sample and convert it, and 3) Truncate the PWMx output in response to a voltage being detected beyond its expected value.

The comparator module can also be used to wake-up the system from Sleep or Idle mode when the analog input voltage exceeds the programmed threshold voltage.

20.4 DAC

Each analog comparator has a dedicated 12-bit DAC that is used to program the comparator threshold voltage via the CMPxDAC register.

20.5 Pulse Stretcher and Digital Logic

The analog comparator can respond to very fast transient signals. After the comparator output is given the desired polarity, the signal is passed to a pulse stretching circuit. The pulse stretching circuit has an asynchronous set function and a delay circuit that ensures the minimum pulse width is three system clock cycles wide to allow the attached circuitry to properly respond to a narrow pulse event.


The pulse stretcher circuit is followed by a digital filter. The digital filter is enabled via the FLTREN bit in the CMPxCON register. The digital filter operates with the clock specified via the FCLKSEL bit in the CMPxCON register. The comparator signal must be stable in a high or low state, for at least three of the selected clock cycles, for it to pass through the digital filter.

20.6 Hysteresis

An additional feature of the module is hysteresis control. Hysteresis can be enabled or disabled and its amplitude can be controlled by the HYSSEL<1:0> bits in the CMPxCON register. Three different values are available: 5 mV, 10 mV and 20 mV. It is also possible to select the edge (rising or falling) to which hysteresis is to be applied.

Hysteresis control prevents the comparator output from continuously changing state because of small perturbations (noise) at the input (see Figure 20-2).





20.7 Analog Comparator Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

20.7.1 KEY RESOURCES

- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

dsPIC33EPXXGS202 FAMILY

REGISTER 20-1: CMPxCON: COMPARATOR x CONTROL REGISTER (x = 1,2)

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
CMPON	—	CMPSIDL	HYSSEL1	HYSSEL0	FLTREN	FCLKSEL	—
bit 15							bit 8

R/W-0	R/W-0	U-0	R/W-0	HC/HS-0	R/W-0	R/W-0	U-0
INSEL1	INSEL0	—	HYSPOL	CMPSTAT	ALTINP	CMPPOL	—
bit 7							bit 0

Legend:	HC = Hardware Clearable bit	HS = Hardware Settable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	CMPON: Comparator Operating Mode bit
	1 = Comparator module is enabled
	0 = Comparator module is disabled (reduces power consumption)
bit 14	Unimplemented: Read as '0'
bit 13	CMPSIDL: Comparator Stop in Idle Mode bit
	1 = Discontinues module operation when device enters Idle mode.
	0 = Continues module operation in Idle mode
	If a device has multiple comparators, any CMPSIDL bit set to '1' disables all comparators while in Idle mode.
bit 12-11	HYSSEL<1:0>: Comparator Hysteresis Select bits
	11 = 20 mV hysteresis 10 = 10 mV hysteresis
	01 = 5 mV hysteresis
	00 = No hysteresis is selected
bit 10	FLTREN: Digital Filter Enable bit
	1 = Digital filter is enabled
	0 = Digital filter is disabled
bit 9	FCLKSEL: Digital Filter and Pulse Stretcher Clock Select bit
	1 = Digital filter and pulse stretcher operate with the PWM clock
	0 = Digital filter and pulse stretcher operate with the system clock
bit 8	Unimplemented: Read as '0'
bit 7-6	INSEL<1:0>: Input Source Select for Comparator bits
	If ALTINP = 0, Select from Comparator Inputs:
	11 = Selects CMPxD input pin
	10 = Selects CMPxC input pin 01 = Selects CMPxB input pin
	00 = Selects CMPxA input pin
	If ALTINP = 1, Select from Alternate Inputs:
	11 = Reserved
	10 = Reserved
	01 = Selects PGA2 output 00 = Selects PGA1 output
hit E	•
bit 5	Unimplemented: Read as '0'
bit 4	HYSPOL: Comparator Hysteresis Polarity Select bit
	 1 = Hysteresis is applied to the falling edge of the comparator output 0 = Hysteresis is applied to the rising edge of the comparator output
bit 3	CMPSTAT: Current State of Comparator Output Including CMPPOL Selection bit
Dit J	

REGISTER 20-1: CMPxCON: COMPARATOR x CONTROL REGISTER (x = 1,2) (CONTINUED)

bit 2	ALTINP: Alternate Input Select bit
	1 = INSEL<1:0> bits select alternate inputs 0 = INSEL<1:0> bits select comparator inputs
bit 1	CMPPOL: Comparator Output Polarity Control bit
	1 = Output is inverted
	0 = Output is non-inverted
bit 0	Unimplemented: Read as '0'

REGISTER 20-2: CMPxDAC: COMPARATOR DAC x CONTROL REGISTER (x = 1,2)

U-0	U-0	U-0	U-0	R/W-0 R/W-0 R/W-0 R/							
—	—	—	_	CMREF<11:8>							
bit 15							bit 8				

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0 R/W-0 R/W-0							
CMREF<7:0>												
bit 7						bit 0						

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 Unimplemented: Read as '0'

bit 11-0 CMREF<11:0>: Comparator Reference Voltage Select bits 11111111111 = (CMREF<11:0> * (AVDD)/4096) •

DS70005208B-page 230

21.0 PROGRAMMABLE GAIN AMPLIFIER (PGA)


- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Programmable Gain Amplifier (PGA)" (DS70005146) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXGS202 devices have two Programmable Gain Amplifiers (PGA1, PGA2). The PGA is an op amp-based, non-inverting amplifier with user-programmable gains. The output of the PGA can be connected to a number of dedicated Sample-and-Hold inputs of the Analog-to-Digital Converter and/or to the high-speed analog comparator module. The PGA has five selectable gains and may be used as a ground referenced amplifier (single-ended) or used with an independent ground reference point.

Key features of the PGA module include:

- Single-Ended or Independent Ground Reference
- Selectable Gains: 4x, 8x, 16x, 32x and 64x
- High Gain Bandwidth
- Rail-to-Rail Output Voltage
- Wide Input Voltage Range

FIGURE 21-1: PGAx MODULE BLOCK DIAGRAM



21.1 Module Description

The programmable gain amplifiers are used to amplify small voltages (e.g., voltages across burden/shunt resistors) to improve the signal-to-noise ratio of the measured signal. The PGAx output voltage can be read by the two dedicated Sample-and-Hold circuits on the ADC module. The output voltage can also be fed to the comparator module for overcurrent/voltage protection. Figure 21-2 shows a functional block diagram of the PGAx module. Refer to Section 19.0 "High-Speed, 12-Bit Analog-to-Digital Converter (ADC)" and Section 20.0 "High-Speed Analog Comparator" for more interconnection details. The gain of the PGAx module is selectable via the GAIN<2:0> bits in the PGAxCON register. There are five selectable gains, ranging from 4x to 64x. The SELPI<2:0> and SELNI<2:0> bits in the PGAxCON register select one of three positive/negative inputs to the PGAx module. For single-ended applications, the SELNI<2:0> bits will select ground as the negative input source. To provide an independent ground reference, the PGAxN2 pin is available as the negative input source to the PGAx module.




FIGURE 21-2: PGAx FUNCTIONAL BLOCK DIAGRAM

21.2 PGA Resources

Many useful resources are provided on the main product page of the Microchip website for the devices listed in this data sheet. This product page contains the latest updates and additional information.

21.2.1 KEY RESOURCES

- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

REGISTER 21-1: PGAxCON: PGAx CONTROL REGISTER (x = 1,2)

R/W-0 PGAEN bit 15 U-0 — bit 7 Legend:	U-0 — U-0 —	R/W-0 SELPI2 U-0 —	R/W-0 SELPI1 U-0	R/W-0 SELPI0 U-0	R/W-0 SELNI2	R/W-0 SELNI1	R/W-0 SELNI0 bit 8						
bit 15 U-0 — bit 7	— U-0 —			1	SELNI2	SELNI1							
U-0 — bit 7	U-0 —	U-0 —	U-0				bit 8						
_ bit 7	U-0 —	U-0	U-0	U-0									
_ bit 7	<u> </u>	<u> </u>	0-0		R/W-0	R/W-0	R/W-0						
	—				GAIN2	GAIN1	GAIN0						
			_	_	GAINZ	GAINT							
Legend:							bit (
R = Readable bi	it	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'							
-n = Value at PC)R	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown						
	Unimplemented: Read as '0' SELPI<2:0>: PGAx Positive Input Selection bits 111 = Reserved 110 = Reserved 101 = Reserved 100 = Reserved 011 = Reserved 011 = Reserved 010 = PGAxP3 001 = PGAxP2												
	000 = PGAxP1 SELNI<2:0>: PGAx Negative Input Selection bits												
	111 = Reserv 110 = Reserv 101 = Reserv 100 = Reserv 011 = Ground 010 = Reserv 001 = PGAxN	ed ed ed ed I (Single-Ended ed	i mode)	IION DILS									
		ted: Read as '	-										

dsPIC33EPXXGS202 FAMILY

REGISTER 21-1: PGAxCON: PGAx CONTROL REGISTER (x = 1,2) (Continued)

- bit 2-0 GAIN<2:0>: PGAx Gain Selection bits
 - 111 = Reserved
 - 110 = Gain of 64
 - 101 = Gain of 32
 - 100 = Gain of 16
 - 011 = Gain of 8
 - 010 = Gain of 4
 - 001 = Reserved
 - 000 = Reserved

REGISTER 21-2: PGAxCAL: PGAx CALIBRATION REGISTER (x = 1,2)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
—	—	_	—	—	—	—	—					
bit 15							bit 8					
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
_	—		PGACAL<5:0>									
bit 7							bit 0					
Legend:												
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'								
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown								

bit 15-6 Unimplemented: Read as '0'

bit 5-0 **PGACAL<5:0>:** PGAx Offset Calibration bits

The calibration values for PGA1 and PGA2 must be copied from Flash addresses, 0x800E48 and 0x800E4C, respectively, into these bits before the module is enabled. Refer to the Device Calibration Addresses table (Table 22-3) in Section 22.0 "Special Features" for more information.

22.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of the dsPIC33EPXXGS202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33EPXXGS202 family devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard[™] Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit Emulation
- Brown-out Reset (BOR)

22.1 Configuration Bits

In the dsPIC33EPXXGS202 family devices, the Configuration Words are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored at the end of the on-chip program memory space, known as the Flash Configuration Words. Their specific locations are shown in Table 22-1 with detailed descriptions in Table 22-2. The configuration data is automatically loaded from the Flash Configuration Words to the proper Configuration Shadow registers during device Resets.

Note:	Configuration data is reloaded on all types
	of device Resets.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Words for configuration data in their code for the compiler. This is to make certain that program code is not stored in this address when the code is compiled. Program code executing out of configuration space will cause a device Reset.

Note: Performing a page erase operation on the last page of program memory clears the Flash Configuration Words.

TABLE 22-1: CONFIGURATION REGISTER MAP

Name	Address	Device Memory Size (Kbytes)	Bits 23-16	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
FSEC	002B80	16		AIVTDIS	_	_	— CSS <2:0>				CWRP	688 /	GSS <1:0> GWRP -			BSEN	BSS <1:		BWRP
I SEC	005780	32	_	AIVIDIS		_	_							_	DOLIN	000 < 1.		DWKF	
FBSLIM	002B90	16											DOLIN	1 < 12:0>					
FBSLIN	005790	32	_	_	_	_	BSLIM <12:0>												
FSIGN	002B94	16		Reserved ⁽²⁾															
FSIGN	005794	32	_	Reserved -/	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
FOSCSEL	002B98	16		_		_		_			-	IESO					EN000 (0:0)		
FUSUSEL	005798	32	_		_	_	_	_	—	_		IE30	_	_	_	_	FNOSC<2:0>		
FOSC	002B9C	16	_					PLLKEN	ECKSM	<1.05	IOL1WAY	_	_	OSCIOFNC	POS	CMD<1:0>			
1030	00579C	32	_	-		_				FLINLIN	FCKSM<1:0>								
FWDT	002BA0	16			_	_	_	_	_		VIN<1:0>	WINDIS	WDT		WDTPRE		WIDTROS	T ~3·0>	
	0057A0	32	_	-		_	_	_		WDT	VIIN~1.0~	WINDIS	WDT	WDTEN<1:0> WDTPRE			WDTPOST <3:0>		
FPOR	002BA4	16			_	_	_	_	_	_	_		_		_			_	Reserved ⁽¹⁾
TTOR	0057A4	32																	Reserved
FICD	002BA8	16		_	_	_	_	_	_	_	_	Reserved ⁽¹⁾	_	JTAGEN	_	_	_	IC	S <1:0>
TICD	0057A8	32										Reserved		JIAGEN					0 1.02
FDEVOPT	002BAC	16		_	_	_	_	_	_	_	_	_		_	_	_	Reserved ⁽¹⁾	_	PWMLOCK
	0057AC	32															Reserved.		
FALTREG	002BB0	16				_		_	_	_		_		CTYT2 < 2.4		_	CTVT1 <2:0>		
	0057B0	32												CTXT2 <2:0>			CTXT1 <2:0>		

Note 1: These bits are reserved and must be programmed as '1'.

2: This bit is reserved and must be programmed as '0'.

Bit Field	Description
BSS<1:0>	Boot Segment Code-Protect Level bits 11 = Boot Segment is not code-protected other than BWRP 10 = Standard security 0x = High security
BSEN	Boot Segment Control bit 1 = No Boot Segment is enabled 0 = Boot Segment size is determined by the BSLIM<12:0> bits
BWRP	Boot Segment Write-Protect bit 1 = Boot Segment can be written 0 = Boot Segment is write-protected
BSLIM<12:0>	Boot Segment Flash Page Address Limit bits Contains the last active Boot Segment page. The value to be programmed is the inverted page address, such that programming additional '0's can only increase the Boot Segment size (i.e., 0x1FFD = 2 Pages or 1024 IW).
GSS<1:0>	General Segment Code-Protect Level bits 11 = User program memory is not code-protected 10 = Standard security 0x = High security
GWRP	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected
CWRP	Configuration Segment Write-Protect bit 1 = Configuration data is not write-protected 0 = Configuration data is write protected
CSS<2:0>	Configuration Segment Code-Protect Level bits 111 = Configuration data is not code-protected 110 = Standard security 10x = Enhanced security 0xx = High security
AIVTDIS ⁽¹⁾	Alternate Interrupt Vector Table bit 1 = Alternate Interrupt Vector Table is disabled 0 = Alternate Interrupt Vector Table is enabled if INTCON2<8> = 1
IESO	 Two-Speed Oscillator Start-up Enable bit 1 = Starts up device with FRC, then automatically switches to the user-selected oscillator source when ready 0 = Starts up device with the user-selected oscillator source
PWMLOCK	PWMx Lock Enable bit 1 = Certain PWMx registers may only be written after a key sequence 0 = PWMx registers may be written without a key sequence

TABLE 22-2: CONFIGURATION BITS DESCRIPTION

Note 1: the Boot Segment must be present to use the Alternate Interrupt Vector Table.

TABLE 22-2: 0	CONFIGURATION BITS DESCRIPTION (CONTINUED))
---------------	----------------------------------	------------	---

Bit Field	Description
FNOSC<2:0>	Oscillator Selection bits
	111 = Fast RC Oscillator with Divide-by-N (FRCDIVN)
	110 = Fast RC Oscillator with Divide-by-16
	101 = Low-Power RC Oscillator (LPRC)
	100 = Reserved; do not use
	011 = Primary Oscillator with PLL module (XT + PLL, HS + PLL, EC + PLL)
	010 = Primary Oscillator (XT, HS, EC) 001 = Fast RC Oscillator with Divide-by-N with PLL module (FRCPLL)
	000 = Fast RC Oscillator (FRC)
FCKSM<1:0>	Clock Switching Mode bits
	1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled
	01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled
	00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
IOL1WAY	Peripheral Pin Select Configuration bit
	1 = Allows only one reconfiguration
	0 = Allows multiple reconfigurations
OSCIOFNC	OSC2 Pin Function bit (except in XT and HS modes)
	1 = OSC2 is the clock output
	0 = OSC2 is a general purpose digital I/O pin
POSCMD<1:0>	Primary Oscillator Mode Select bits
	11 = Primary Oscillator is disabled
	10 = HS Crystal Oscillator mode
	01 = XT Crystal Oscillator mode
	00 = EC (External Clock) mode
WDTEN<1:0>	Watchdog Timer Enable bits
	11 = Watchdog Timer is always enabled (LPRC oscillator cannot be disabled; clearing the
	SWDTEN bit in the RCON register will have no effect) 10 = Watchdog Timer is enabled/disabled by user software (LPRC can be disabled by
	clearing the SWDTEN bit in the RCON register)
	01 = Watchdog Timer is enabled only while device is active and is disabled while in Sleep
	mode; software control is disabled in this mode
	00 = Watchdog Timer and the SWDTEN bit are disabled
WINDIS	Watchdog Timer Window Enable bit
	1 = Watchdog Timer in Non-Window mode
	0 = Watchdog Timer in Window mode
PLLKEN	PLL Lock Enable bit
	1 = PLL lock is enabled
	0 = PLL lock is disabled
WDTPRE	Watchdog Timer Prescaler bit
	1 = 1:128
	0 = 1:32
WDTPOST<3:0>	Watchdog Timer Postscaler bits
	1111 = 1:32,768
	1110 = 1:16,384
	0001 = 1:2

Note 1: the Boot Segment must be present to use the Alternate Interrupt Vector Table.

Bit Field	Description
WDTWIN<1:0>	Watchdog Timer Window Select bits 11 = WDT window is 25% of the WDT period 10 = WDT window is 37.5% of the WDT period 01 = WDT window is 50% of the WDT period 00 = WDT window is 75% of the WDT period
JTAGEN	JTAG Enable bit 1 = JTAG is enabled 0 = JTAG is disabled
ICS<1:0>	ICD Communication Channel Select bits 11 = Communicates on PGEC1 and PGED1 10 = Communicates on PGEC2 and PGED2 01 = Communicates on PGEC3 and PGED3 00 = Reserved, do not use
CTXT1<2:0>	Specifies Interrupt Priority Level (IPL) Associated to Alternate Working Register 1 bits 111 = Reserved 110 = Assigned to IPL of 7 101 = Assigned to IPL of 6 100 = Assigned to IPL of 5 011 = Assigned to IPL of 4 010 = Assigned to IPL of 3 001 = Assigned to IPL of 2 000 = Assigned to IPL of 1
CTXT2<2:0>	Specifies Interrupt Priority Level (IPL) Associated to Alternate Working Register 2 bits 111 = Reserved 110 = Assigned to IPL of 7 101 = Assigned to IPL of 6 100 = Assigned to IPL of 5 011 = Assigned to IPL of 4 010 = Assigned to IPL of 3 001 = Assigned to IPL of 2 000 = Assigned to IPL of 1

TABLE 22-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)

Note 1: the Boot Segment must be present to use the Alternate Interrupt Vector Table.

22.2 Device Calibration and Identification

The PGAx modules on the dsPIC33EPXXGS202 family devices require Calibration Data registers to improve performance of the module over a wide operating range. These Calibration registers are read-only and are stored in configuration memory space. Prior to enabling the module, the calibration data must be read (TBLPAG and Table Read instruction) and loaded into their respective SFR registers. The device calibration addresses are shown in Table 22-3.

The dsPIC33EPXXGS202 devices have two Identification registers near the end of configuration memory space that store the Device ID (DEVID) and Device Revision (DEVREV). These registers are used to determine the mask, variant and manufacturing information about the device. These registers are read-only and are shown in Register 22-1 and Register 22-2.

TABLE 22-3: DEVICE CALIBRATION ADDRESSES⁽¹⁾

Calibration Name	Address	Bits 23-16	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PGA1CAL	800E48	—	_	—	—	_	—		—	—	—	_	PGA1 Calibration Data bits					
PGA2CAL	800E4C	_	-	_	_	—		-	-	_	—	—	PGA2 Calibration Data bits				;	

Note 1: The calibration data must be copied into its respective registers prior to enabling the module.

dsPIC33EPXXGS202 FAMILY

REGISTER 22-1: DEVID: DEVICE ID REGISTER

Legend:	R = Read-Only bit			U = Unimplem	nented bit		
bit 7							bit 0
			DEVID)<7:0>			
R	R	R	R	R	R	R	R
bit 15							bit 8
			DEVID	<15:8>			
R	R	R	R	R	R	R	R
bit 23							bit 16
			DEVID<	<23:16>			
R	R	R	R	R	R	R	R

bit 23-0 **DEVID<23:0>:** Device Identifier bits

REGISTER 22-2: DEVREV: DEVICE REVISION REGISTER

R	R	R	R	R	R	R	R
			DEVREV	/<23:16>			
bit 23							bit 16
R	R	R	R	R	R	R	R
			DEVRE	√<15:8>			
bit 15							bit 8
R	R	R	R	R	R	R	R
			DEVRE	V<7:0>			
bit 7							bit 0
Legend:	R = Read-only bit			U = Unimpler	nented bit		

bit 23-0 DEVREV<23:0>: Device Revision bits

22.3 One-Time-Programmable (OTP) Memory Area

dsPIC33EPXXGS202 family devices contain thirty-two OTP areas, located at addresses, 0x800F80 through 0x800FFC. The OTP area can be used for storing product information, such as serial numbers, system manufacturing dates, manufacturing lot numbers and other application-specific information.


22.4 On-Chip Voltage Regulator

All the dsPIC33EPXXGS202 family devices power their core digital logic at a nominal 1.8V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33EPXXGS202 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. A low-ESR (less than 1 Ohm) capacitor (such as tantalum or ceramic) must be connected to the VCAP pin (Figure 22-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 25-5, located in Section 25.0 "Electrical Characteristics".

Note: It is important for the low-ESR capacitor to be placed as close as possible to the VCAP pin.

FIGURE 22-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR^(1,2,3)



S. Typical VCAP pill voltage = 1.80 W VDD \geq VDDMIN.

22.5 Brown-out Reset (BOR)

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated supply voltage, VCAP. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT Time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM is applied. The total delay in this case is TFSCM. Refer to Parameter SY35 in Table 25-23 of **Section 25.0 "Electrical Characteristics"** for specific TFSCM values.

The BOR status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and resets the device should VDD fall below the BOR threshold voltage.

22.6 Watchdog Timer (WDT)

For dsPIC33EPXXGS202 family devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

22.6.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a WDT Timeout Period (TWDT), as shown in Parameter SY12 in Table 25-23.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods, ranges from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSCx bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

FIGURE 22-2: WDT BLOCK DIAGRAM

22.6.2 SLEEP AND IDLE MODES

If the WDT is enabled, it continues to run during Sleep or Idle modes. When the WDT time-out occurs, the device wakes the device and code execution continues from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bit (RCON<3:2>) needs to be cleared in software after the device wakes up.

22.6.3 ENABLING WDT


The WDT is enabled or disabled by the WDTEN<1:0> Configuration bits in the FWDT Configuration register. When the WDTEN<1:0> Configuration bits have been programmed to '0b11', the WDT is always enabled.

The WDT can be optionally controlled in software when the WDTEN<1:0> Configuration bits have been programmed to '0b10'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical Code Segments and disables the WDT during non-critical segments for maximum power savings.

The WDT Time-out flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

22.6.4 WDT WINDOW

The Watchdog Timer has an optional Windowed mode, enabled by programming the WINDIS bit in the WDT Configuration register (FWDT<7>). In the Windowed mode (WINDIS = 0), the WDT should be cleared based on the settings in the programmable Watchdog Timer Window select bits (WDTWIN<1:0>).



22.7 JTAG Interface

The dsPIC33EPXXGS202 family devices implement a JTAG interface, which supports boundary scan device testing. Detailed information on this interface is provided in future revisions of the document.

Note:	Refer to "Programming and Diagnostics"
	(DS70608) in the "dsPIC33/PIC24 Family
	Reference Manual" for further information on
	usage, configuration and operation of the
	JTAG interface.

22.8 In-Circuit Serial Programming

The dsPIC33EPXXGS202 family devices can be serially programmed while in the end application circuit. This is done with two lines for clock and data, and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the device just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the "dsPIC33E/PIC24E Flash Programming Specification for Devices with Volatile Configuration Bits" (DS70663) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

22.9 In-Circuit Debugger

When MPLAB[®] ICD 3 or REAL ICE[™] is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB X IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to \overline{MCLR} , VDD, VSs and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins (PGECx and PGEDx).

22.10 Code Protection and CodeGuard™ Security

dsPIC33EPXXGS202 devices offer multiple levels of security for protecting individual intellectual property. The program Flash protection can be broken up into three segments: Boot Segment (BS), General Segment (GS) and Configuration Segment (CS). Boot Segment has the highest security privilege and can be thought to have limited restrictions when accessing other segments. General Segment has the least security and is intended for the end user system code. Configuration Segment contains only the device user configuration data which is located at the end of the program memory space.


The code protection features are controlled by the Configuration registers, FSEC and FBSLIM. The FSEC register controls the code-protect level for each segment and if that segment is write-protected. The size of the BS and GS will depend on the BSLIM<12:0> setting and if the Alternate Interrupt Vector Table (AIVT) is enabled. The BSLIM<12:0> bits define the number of pages for BS with each page containing 512 IW. The smallest BS size is one page, which will consist of the Interrupt Vector Table (IVT) and 256 IW of code protection.

If the AIVT is enabled, the last page of BS will contain the AIVT and will not contain any BS code. With AIVT enabled, the smallest BS size is now two pages (1024 IW), with one page for the IVT and BS code, and the other page for the AIVT. Write protection of the Boot Segment does not cover the AIVT. The last page of the BS can always be programmed or erased by BS code. The General Segment will start at the next page and will consume the rest of program Flash except for the Flash Configuration Words. The IVT will assume GS security only if BS is not enabled. The IVT is protected from being programmed or page erased when either security segment has enabled write protection.

Note: Refer to "CodeGuard™ Intermediate Security" (DS70005182) in the "dsPIC33/ PIC24 Family Reference Manual" for further information on usage, configuration and operation of CodeGuard Security. The different device security segments are shown in Figure 22-3. Here, all three segments are shown but are not required. If only basic code protection is required, then the GS can be enabled independently or combined with the CS if desired.

FIGURE 22-3:

dsPIC33EPXXGS202 SECURITY SEGMENTS EXAMPLE



dsPIC33EPXXGS202 FAMILY

NOTES:

23.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the dsPIC33EPXXGS202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33EP instruction set is almost identical to that of the dsPIC30F and dsPIC33F.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- DSP operations
- Control operations

 Table 23-1 lists the general symbols used in describing the instructions.

The dsPIC33EP instruction set summary in Table 23-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value 'f'
- The destination, which could be either the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement can use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The MAC class of DSP instructions can use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- · The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- · The accumulator write back destination

The other DSP instructions do not involve any multiplication and can include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions can use some of the following operands:

- A program memory address
- The mode of the Table Read and Table Write instructions

dsPIC33EPXXGS202 FAMILY

Most instructions are a single word. Certain double-word instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it executes as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the Program Counter is changed as a result of the instruction, or a PSV or Table Read is performed. In these cases, the execution takes multiple instruction cycles, with the additional instruction cycle(s) executed as a NOP. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note:	For more details on the instruction set,
	refer to the "16-bit MCU and DSC
	Programmer's Reference Manual"
	(DS70157).

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{}	Optional field or operation
$a\in\{b,c,d\}$	a is selected from the set of values b, c, d
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.w	Word mode selection (default)
Acc	One of two accumulators {A, B}
AWB	Accumulator write-back destination address register ∈ {W13, [W13]+ = 2}
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal $\in \{0,1\}$
lit4	4-bit unsigned literal $\in \{015\}$
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal \in {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal $\in \{016384\}$
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal \in {08388608}; LSb must be '0'
None	Field does not require an entry, can be blank
OA, OB, SA, SB	DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate
PC	Program Counter
Slit10	10-bit signed literal \in {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor Working register pair (Direct Addressing)

TABLE 23-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

TABLE 23-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

Field	Description
Wm*Wm	Multiplicand and Multiplier Working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier Working register pair for DSP instructions ∈ {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 Working registers ∈ {W0W15}
Wnd	One of 16 Destination Working registers ∈ {W0W15}
Wns	One of 16 Source Working registers ∈ {W0W15}
WREG	W0 (Working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X Data Space Prefetch Address register for DSP instructions ∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12], none}
Wxd	X Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}
Wy	Y Data Space Prefetch Address register for DSP instructions ∈ {[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - = 2, [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11 + W12], none}
Wyd	Y Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}

TABLE 23-2: INSTRUCTION SET OVERVIEW

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	Acc	Add Accumulators	1	1	OA,OB,SA,SB
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SB
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = $f + WREG + (C)$	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
7	BRA	BRA	C,Expr	Branch if Carry	1	1 (4)	None
		BRA	GE,Expr	Branch if greater than or equal	1	1 (4)	None
		BRA	GEU, Expr	Branch if unsigned greater than or equal	1	1 (4)	None
		BRA	GT,Expr	Branch if greater than	1	1 (4)	None
		BRA	GTU, Expr	Branch if unsigned greater than	1	1 (4)	None
		BRA	LE,Expr	Branch if less than or equal	1	1 (4)	None
		BRA	LEU, Expr	Branch if unsigned less than or equal	1	1 (4)	None
		BRA	LT,Expr	Branch if less than	1	1 (4)	None
		BRA	LTU, Expr	Branch if unsigned less than	1	1 (4)	None
		BRA	N, Expr	Branch if Negative	1	1 (4)	None
		BRA	NC,Expr	Branch if Not Carry	1	1 (4)	None
		BRA	NN, Expr	Branch if Not Negative	1	1 (4)	None
		BRA	NOV, Expr	Branch if Not Overflow	1	1 (4)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (4)	None
		BRA	OA,Expr	Branch if Accumulator A overflow	1	1 (4)	None
		BRA	OB,Expr	Branch if Accumulator B overflow	1	1 (4)	None
		BRA	OV,Expr	Branch if Overflow	1	1 (4)	None
		BRA	SA, Expr	Branch if Accumulator A saturated	1	1 (4)	None
		BRA	SB, Expr	Branch if Accumulator B saturated	1	1 (4)	None
		BRA	Expr	Branch Unconditionally	1	4	None
		BRA	Z,Expr	Branch if Zero	1	1 (4)	None
		BRA	Wn	Computed Branch	1	4	None
8	BSET	BSET	f,#bit4	Bit Set f	1	4	None
5	1001	BSET	Ws,#bit4	Bit Set Ws	1	1	None

Note: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
9	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
10	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
		BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
11	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
12	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
13	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
14	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
15	CALL	CALL	lit23	Call subroutine	2	4	SFA
	-	CALL	Wn	Call indirect subroutine	1	4	SFA
		CALL.L	Wn	Call indirect subroutine (long address)	1	4	SFA
16	CLR	CLR	f	f = 0x0000	1	1	None
	-	CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
		CLR	Acc,Wx,Wxd,Wy,Wyd,AWB	Clear Accumulator	1	1	OA,OB,SA,SE
17	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,SLEEF
18	COM	СОМ	f	$f = \overline{f}$	1	1	N,Z
10	0011	COM	f,WREG	WREG = f	1	1	N,Z
			•	$Wd = \overline{Ws}$	1	1	
19	<u>an</u>	COM	Ws,Wd		1		N,Z
19	CP	CP	f	Compare f with WREG Compare Wb with lit8	1	1	C,DC,N,OV,Z
		CP	Wb,#lit8		1		C,DC,N,OV,Z
00	~ = ^	CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
20	CP0	CP0	f	Compare f with 0x0000			C,DC,N,OV,Z
01	000	CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
21	CPB	CPB	f	Compare f with WREG, with Borrow			C,DC,N,OV,Z
		CPB CPB	Wb,#lit8 Wb,Ws	Compare Wb with lit8, with Borrow Compare Wb with Ws, with Borrow (Wb – Ws – \overline{C})	1	1 1	C,DC,N,OV,Z C,DC,N,OV,Z
22	CPSEQ	CPSEQ	Wb,Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
	CPBEQ	CPBEQ	Wb,Wn,Expr	Compare Wb with Wn, branch if =	1	1 (5)	None
23	CPSGT	CPSGT	Wb,Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None
	CPBGT	CPBGT	Wb,Wn,Expr	Compare Wb with Wn, branch if >	1	1 (5)	None
24	CPSLT	CPSLT	Wb,Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None
	CPBLT	CPBLT	Wb,Wn,Expr	Compare Wb with Wn, branch if <	1	1 (5)	None
25	CPSNE	CPSNE	Wb,Wn	Compare Wb with Wn, skip if ≠	1	1 (2 or 3)	None
	CPBNE	CPBNE	Wb,Wn,Expr	Compare Wb with Wn, branch if ≠	1	1 (5)	None

TABLE 23-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

TABLE 23-2: INSTRUCTION SET OVERVIEW (CONTINUED	ABLE 23-2:
---	------------

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
26	CTXTSWP	CTXTSWP	#1it3	Switch CPU register context to context defined by lit3	1	2	None
		CTXTSWP	Wn	Switch CPU register context to context defined by Wn	1	2	None
27	DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С
28	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
29	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = f – 2	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
30	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None
31	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
32	DIVF	DIVF	Wm,Wn	Signed 16/16-bit Fractional Divide	1	18	N,Z,C,OV
33	DO	DO	#lit15,Expr	Do code to PC + Expr, lit15 + 1 times	2	2	None
		DO	Wn,Expr	Do code to PC + Expr, (Wn) + 1 times	2	2	None
34	ED	ED	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance (no accumulate)	1	1	OA,OB,OAB, SA,SB,SAB
35	EDAC	EDAC	Wm*Wm, Acc, Wx, Wy, Wxd	Euclidean Distance	1	1	OA,OB,OAB, SA,SB,SAB
36	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
37	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
38	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
39	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
40	GOTO	GOTO	Expr	Go to address	2	4	None
		GOTO	Wn	Go to indirect	1	4	None
		GOTO.L	Wn	Go to indirect (long address)	1	4	None
41	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
42	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
43	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f.IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
44	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
45	LNK	LNK	#lit14	Link Frame Pointer	1	1	SFA
46	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z

Note: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

Base Instr #	Assembly Mnemonic			Description	# of Words	# of Cycles	Status Flags Affected
47	MAC	MAC Wm*Wn, Acc, Wx, Wxd, Wy, Wyd, AWB		Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
		MAC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
48	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	None
		MOV	f,WREG	Move f to WREG	1	1	None
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	None
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
49	MOVPAG	MOVPAG	#lit10,DSRPAG	Move 10-bit literal to DSRPAG	1	1	None
		MOVPAG	#lit8,TBLPAG	Move 8-bit literal to TBLPAG	1	1	None
		MOVPAGW	Ws, DSRPAG	Move Ws<9:0> to DSRPAG	1	1	None
		MOVPAGW	Ws, TBLPAG	Move Ws<7:0> to TBLPAG	1	1	None
50	MOVSAC	MOVSAC	Acc,Wx,Wxd,Wy,Wyd,AWB	Prefetch and store accumulator	1	1	None
51	MPY	MPY	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB SA,SB,SAB
		MPY	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OAB SA,SB,SAB
52	MPY.N	MPY.N	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd	-(Multiply Wm by Wn) to Accumulator	1	1	None
53	MSC	MSC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd,AWB	Multiply and Subtract from Accumulator	1	1	OA,OB,OAB SA,SB,SAB
54	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SS	Wb,Ws,Acc	Accumulator = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,Ws,Acc	Accumulator = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Acc	Accumulator = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.US	Wb,Ws,Acc	Accumulator = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.UU	Wb,#lit5,Acc	Accumulator = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,Ws,Acc	Accumulator = unsigned(Wb) * unsigned(Ws)	1	1	None
		MULW.SS	Wb,Ws,Wnd	Wnd = signed(Wb) * signed(Ws)	1	1	None
		MULW.SU	Wb,Ws,Wnd	Wnd = signed(Wb) * unsigned(Ws)	1	1	None
		MULW.US	Wb,Ws,Wnd	Wnd = unsigned(Wb) * signed(Ws)	1	1	None
		MULW.UU	Wb,Ws,Wnd	Wnd = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	Wnd = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	Wnd = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None

TABLE 23-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

Base Instr #	Assembly Mnemonic			Description	# of Words	# of Cycles	Status Flags Affected
55	NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
56	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
57	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
58	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
59	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,SLEEP
60	RCALL	RCALL	Expr	Relative Call	1	4	SFA
		RCALL	Wn	Computed Call	1	4	SFA
61	REPEAT	REPEAT	#lit15	Repeat Next Instruction lit15 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
62	RESET	RESET		Software device Reset	1	1	None
63	RETFIE	RETFIE		Return from interrupt	1	6 (5)	SFA
64	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	6 (5)	SFA
65	RETURN	RETURN		Return from Subroutine	1	6 (5)	SFA
66	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
67	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
<u></u>		RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
68	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f Wd = Rotate Right through Carry Ws	1	1	C,N,Z C,N,Z
69	RRNC		Ws,Wd f	f = Rotate Right (No Carry) f	1	1	N,Z
09	RRINC	RRNC RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
70	SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None
10	one	SAC.R	Acc, #Slit4, Wdo	Store Rounded Accumulator	1	1	None
71	SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
72	SETM	SETM	f	f = 0xFFFF	1	1	None
		SETM	WREG	WREG = 0xFFFF	1	1	None
		SETM	Ws	Ws = 0xFFFF	1	1	None
73	SFTAC	SFTAC	Acc,Wn	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAB, SA,SB,SAB
		SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB, SA,SB,SAB

TABLE 23-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

Base Instr #	Assembly Mnemonic			Description	# of Words	# of Cycles	Status Flags Affected
74	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
75	SUB	SUB	Acc	Subtract Accumulators	1	1	OA,OB,OAB, SA,SB,SAB
		SUB	f	f = f – WREG	1	1	C,DC,N,OV,Z
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,Z
		SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C,DC,N,OV,Z
		SUB	Wb,Ws,Wd	Wd = Wb - Ws	1	1	C,DC,N,OV,Z
		SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C,DC,N,OV,Z
76	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	f,WREG	WREG = $f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z
77	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C,DC,N,OV,Z
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z
78	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	f,WREG	WREG = WREG – f – (\overline{C})	1	1	C,DC,N,OV,Z
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
79	SWAP	SWAP.b	Wn	Wn = nibble swap Wn	1	1	None
		SWAP	Wn	Wn = byte swap Wn	1	1	None
80	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	5	None
81	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	5	None
82	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
83	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
84	ULNK	ULNK		Unlink Frame Pointer	1	1	SFA
85	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
86	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N

TABLE 23-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

NOTES:

24.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] X IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB X SIM Software Simulator
- · Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
- MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

24.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac $OS^{®}$ X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- Multiple projects
- Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker

24.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16 and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

24.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

24.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

24.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

24.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

24.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

24.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

24.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a full-speed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

24.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

24.11 Demonstration/Development Boards, Evaluation Kits and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

24.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

25.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the dsPIC33EPXXGS202 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33EPXXGS202 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽³⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD $\ge 3.0V^{(3)}$	0.3V to +5.5V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V ⁽³⁾	0.3V to +3.6V
Maximum current out of Vss pin	
Maximum current into Vod pin ⁽²⁾	
Maximum current sunk/sourced by any 4x I/O pin	15 mA
Maximum current sunk/sourced by any 8x I/O pin	25 mA
Maximum current sunk by all ports ⁽²⁾	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those, or any other conditions above those indicated in the operation listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 25-2).
 - 3: See the "Pin Diagrams" section for the 5V tolerant pins.

25.1 DC Characteristics

TABLE 25-1: OPERATING MIPS vs. VOLTAGE

Characteristic	VDD Range	Temperature Range	Maximum MIPS
Characteristic	(in Volts)	(in °C)	dsPIC33EPXXGS202 Family
—	3.0V to 3.6V ⁽¹⁾	-40°C to +85°C	70
—	3.0V to 3.6V ⁽¹⁾	-40°C to +125°C	60

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules (ADC, PGAs and comparators) may have degraded performance. Device functionality is tested but not characterized. Refer to Parameter BO10 in Table 25-13 for the minimum and maximum BOR values.

TABLE 25-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min.	Тур.	Max.	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+125	°C
Operating Ambient Temperature Range	TA	-40	_	+85	°C
Power Dissipation: Internal Chip Power Dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD	PINT + PI/O			W
Maximum Allowed Power Dissipation	PDMAX	(ΓJ — TA)/θJ	IA	W

TABLE 25-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур.	Max.	Unit	Notes
Package Thermal Resistance, 28-Pin QFN-S	θJA	30.0	—	°C/W	1
Package Thermal Resistance, 28-Pin UQFN	θJA	26.0	_	°C/W	1
Package Thermal Resistance, 28-Pin SOIC	θJA	69.7	_	°C/W	1
Package Thermal Resistance, 28-Pin SSOP	θJA	71.0		°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

DC CHA	RACTER	Standard (unless o Operating	therwise	stated) ure -40	D°C ≤ TA	. 0V to 3.6V⁽¹⁾ ≤ +85°C for Industrial ≤ +125°C for Extended	
Param No. Symbol Characteristic			Min.	Тур.	Max.	Units	Conditions
Operati	ng Voltag	e					
DC10	Vdd	Supply Voltage	3.0	_	3.6	V	
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.8	_	_	V	
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	_	_	Vss	V	
DC17	SVDD	VDD Rise Rate to Ensure Internal Power-on Reset Signal	1.0	—	-	V/ms	0V-3V in 3 ms

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules (ADC, PGAs and comparators) may have degraded performance. Device functionality is tested but not characterized. Refer to Parameter BO10 in Table 25-13 for the minimum and maximum BOR values.

2: This is the limit to which Vdd may be lowered without losing RAM data.

TABLE 25-5: FILTER CAPACITOR (CEFC) SPECIFICATIONS

	Standard Operating Conditions (unless otherwise stated):Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended										
Param No.	Symbol Characteristics Min Typ Max Units Comments										
	Cefc	External Filter Capacitor Value ⁽¹⁾	4.7	10	—	μF	Capacitor must have a low series resistance (<1 Ohm)				

Note 1: Typical VCAP Voltage = 1.8 volts when VDD \ge VDDMIN.

TABLE 25-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACTERISTICS			(unless oth	perating Condition erwise stated) mperature -40°C : -40°C :			
Parameter No.	Тур.	Max.	Units		Conditions		
Operating Cur	rent (IDD) ⁽¹⁾						
DC20d	5	10	mA	-40°C			
DC20a	5	10	mA	+25°C	3.3V	10 MIPS	
DC20b	5	10	mA	+85°C	5.5V	TO IVITE S	
DC20c	5	10	mA	+125°C			
DC22d	10	15	mA	-40°C			
DC22a	10	15	mA	+25°C	2.01/	20 MIPS	
DC22b	10	15	mA	+85°C	3.3V	20 1011-5	
DC22c	10	15	mA	+125°C			
DC24d	15	20	mA	-40°C			
DC24a	15	20	mA	+25°C	3.3∨	40 MIPS	
DC24b	15	20	mA	+85°C	5.5V	40 1011-5	
DC24c	15	20	mA	+125°C			
DC25d	20	25	mA	-40°C			
DC25a	20	25	mA	+25°C	2.21/	60 MIPS	
DC25b	20	25	mA	+85°C	3.3V	OU IVIIPS	
DC25c	20	25	mA	+125°C			
DC26d	30	35	mA	-40°C			
DC26a	30	35	mA	+25°C	3.3V	70 MIPS	
DC26b	30	35	mA	+85°C			

Note 1: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

 Oscillator is configured in EC mode with PLL, OSC1 is driven with external square wave from rail-to-rail (EC Clock Overshoot/Undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as outputs and driving low
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating or being clocked (defined PMDx bits are all ones)
- CPU executing:

```
while(1)
{
```

NOP();

JTAG is disabled

DC CHARACTERISTICS			(unless oth		ns: 3.0V to 3.6V ≤ TA ≤ +85°C for Ind ≤ TA ≤ +125°C for E						
Parameter No.	Тур.	Max.	Units		Conditions						
Idle Current (IDLE) ⁽¹⁾											
DC40d	1	3	mA	-40°C							
DC40a	1	3	mA	+25°C	- 3.3V	10 MIPS					
DC40b	1	3	mA	+85°C	3.3V	10 1011-5					
DC40c	1	3	mA	+125°C							
DC42d	3	5	mA	-40°C							
DC42a	3	5	mA	+25°C	- 3.3V	20 MIPS					
DC42b	3	5	mA	+85°C	5.5 V	20 101153					
DC42c	3	5	mA	+125°C							
DC44d	5	7	mA	-40°C							
DC44a	5	7	mA	+25°C	- 3.3V	40 MIPS					
DC44b	5	7	mA	+85°C	3.3V	40 10117-3					
DC44c	5	7	mA	+125°C							
DC45d	7	9	mA	-40°C							
DC45a	7	9	mA	+25°C	- 3.3V	60 MIPS					
DC45b	7	9	mA	+85°C	3.30	00 101195					
DC45c	7	9	mA	+125°C							
DC46d	9	12	mA	-40°C							
DC46a	9	12	mA	+25°C	3.3V	70 MIPS					
DC46b	9	12	mA	+85°C							

TABLE 25-7: DC CHARACTERISTICS: IDLE CURRENT (lidle)

Note 1: Base Idle current (IIDLE) is measured as follows:

 CPU core is off, oscillator is configured in EC mode and external clock is active; OSC1 is driven with external square wave from rail-to-rail (EC Clock Overshoot/Undershoot < 250 mV required)

- CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as outputs and driving low
- $\overline{\text{MCLR}}$ = VDD, WDT and FSCM are disabled
- No peripheral modules are operating or being clocked (defined PMDx bits are all ones)
- The NVMSIDL bit (NVMCON<12>) = 1 (i.e., Flash regulator is set to standby while the device is in Idle mode)
- The VREGSF bit (RCON<11>) = 0 (i.e., Flash regulator is set to standby while the device is in Sleep mode)
- JTAG is disabled

TABLE 25-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Parameter No.	Тур.	Max.	Units Conditions				
Power-Down	Current (IPD) ⁽¹⁾						
DC60d	10	30	μA	-40°C			
DC60a	16	60	μA	+25°C	3.3V		
DC60b	60	100	μA	+85°C	3.3V		
DC60c	300	500	μΑ	+125°C			

Note 1: IPD (Sleep) current is measured as follows:

• CPU core is off, oscillator is configured in EC mode and external clock is active; OSC1 is driven with external square wave from rail-to-rail (EC Clock Overshoot/Undershoot < 250 mV required)

- CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as output and driving low.
- MCLR = VDD, WDT and FSCM are disabled
- All peripheral modules are disabled (PMDx bits are all set)
- The VREGS bit (RCON<8>) = 0 (i.e., core regulator is set to standby while the device is in Sleep mode)
- The VREGSF bit (RCON<11>) = 0 (i.e., Flash regulator is set to standby while the device is in Sleep mode)
- JTAG is disabled

TABLE 25-9: DC CHARACTERISTICS: WATCHDOG TIMER DELTA CURRENT (\(\triangle WDT\))^(1)

DC CHARACTER			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Parameter No.	Тур.	Max.	Units	$\begin{tabular}{ c c c c } \hline -40^{\circ}C &\leq TA \leq +125^{\circ}C \mbox{ for Extended} \\ \hline \end{tabular}$				
DC61d	1	2	μΑ	-40°C				
DC61a	1	2	μΑ	+25°C	3.3V			
DC61b	1	2	μΑ	+85°C	3.3V			
DC61c	2	4	μΑ	+125°C				

Note 1: The \triangle IWDT current is the additional current consumed when the module is enabled. This current should be added to the base IPD current. All parameters are characterized but not tested during manufacturing.

DC CHARACTER	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$								
Parameter No. Typ. Max. Doze Ratio Units					Con	ditions			
Doze Current (IDOZE) ⁽¹⁾									
DC73a ⁽²⁾	15	20	1:2	mA	-40°C	3.3V	Fosc = 140 MHz		
DC73g	7	9	1:128	mA	-40 C	3.3V			
DC70a ⁽²⁾	15	20	1:2	mA	+25°C	3.3V	Fosc = 140 MHz		
DC70g	7	9	1:128	mA	+25 C	3.3V	FUSC - 140 MITZ		
DC71a ⁽²⁾	15	20	1:2	mA	+85°C	3.3V	5000 - 140 MU-		
DC71g	7	9	1:128	mA	+00 C	3.3V	Fosc = 140 MHz		
DC72a ⁽²⁾	15	20	1:2	mA	+125°C	2 21/	Fosc = 120 MHz		
DC72g	7	9	1:128	mA	+125 C	3.3V			

TABLE 25-10: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

Note 1: IDOZE is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDOZE measurements are as follows:

• Oscillator is configured in EC mode and external clock is active, OSC1 is driven with external square wave from rail-to-rail (EC Clock Overshoot/Undershoot < 250 mV required)

- CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as outputs and driving low
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating or being clocked (defined PMDx bits are all ones)
- CPU executing:

```
while(1)
{
NOP();
}
```

- JTAG is disabled
- 2: These parameters are characterized but not tested in manufacturing.

TABLE 25-11: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions	
	VIL	Input Low Voltage						
DI10		Any I/O Pin and MCLR	Vss	—	0.2 Vdd	V		
DI18		I/O Pins with SDA1, SCL1	Vss	_	0.3 Vdd	V	SMBus disabled	
DI19		I/O Pins with SDA1, SCL1	Vss	_	0.8	V	SMBus enabled	
	Vih	Input High Voltage						
DI20		I/O Pins Not 5V Tolerant ⁽⁴⁾	0.8 VDD	_	Vdd	V		
		I/O Pins 5V Tolerant and MCLR ⁽⁴⁾	0.8 Vdd	—	5.5	V		
		5V Tolerant I/O Pins with SDA1, SCL1 ⁽⁴⁾	0.8 VDD	—	5.5	V	SMBus disabled	
		5V I/O Pins with SDA1, SCL1 ⁽⁴⁾	2.1	_	5.5	V	SMBus enabled	
		I/O Pins with SDA1, SCL1 Not 5V Tolerant ⁽⁴⁾	0.8 VDD	—	Vdd	V	SMBus disabled	
		I/O Pins with SDA1, SCL1 Not 5V Tolerant ⁽⁴⁾	2.1	—	Vdd	V	SMBus enabled	
DI30	ICNPU	Input Change Notification Pull-up Current	50	250	600	μA	VDD = 3.3V, VPIN = VSS	
DI31	ICNPD	Input Change Notification Pull-Down Current ⁽⁵⁾	—	50	_	μA	VDD = 3.3V, VPIN = VDD	

Note 1: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: See the "Pin Diagrams" section for the 5V tolerant I/O pins.
- **5:** VIL Source < (VSS 0.3). Characterized but not tested.
- **6:** VIH source > (VDD + 0.3) for non-5V tolerant pins only.
- 7: Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.
- 8: Injection Currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted, provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min. Typ. ⁽¹⁾ Max. Units Conditions						
	lil	Input Leakage Current ^(2,3)							
D150		I/O Pins 5V Tolerant ⁽⁴⁾	-1	—	+1	μA	$\label{eq:VSS} \begin{split} \text{VSS} &\leq \text{VPIN} \leq \text{VDD}, \\ \text{pin at high-impedance} \end{split}$		
DI51		I/O Pins Not 5V Tolerant ⁽⁴⁾	-1	_	+1	μΑ	$Vss \le VPIN \le VDD$, pin at high-impedance, -40°C ≤ TA ≤ +85°C		
DI51a		I/O Pins Not 5V Tolerant ⁽⁴⁾	-1	_	+1	μA	Analog pins shared with external reference pins, $-40^{\circ}C \le TA \le +85^{\circ}C$		
DI51b		I/O Pins Not 5V Tolerant ⁽⁴⁾	-1	_	+1	μA	$Vss \le VPIN \le VDD$, pin at high-impedance, -40°C \le TA \le +125°C		
DI51c		I/O Pins Not 5V Tolerant ⁽⁴⁾	-1	—	+1	μA	Analog pins shared with external reference pins, $-40^{\circ}C \le TA \le +125^{\circ}C$		
DI55		MCLR	-5	—	+5	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$		
DI56		OSC1	-5	—	+5	μΑ	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ XT \text{ and } HS \text{ modes} \end{array}$		

TABLE 25-11: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: See the "Pin Diagrams" section for the 5V tolerant I/O pins.
- 5: VIL Source < (Vss 0.3). Characterized but not tested.
- **6**: VIH source > (VDD + 0.3) for non-5V tolerant pins only.
- 7: Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.
- 8: Injection Currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted, provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min. Typ. ⁽¹⁾ Max. Units Condition						
DI60a	licl	Input Low Injection Current	0		_5(5,8)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP and RB7		
DI60b	Іісн	Input High Injection Current	0		+5 ^(6,7,8)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, RB7 and all 5V tolerant pins ⁽⁷⁾		
DI60c	∑lict	Total Input Injection Current (sum of all I/O and control pins)	-20 ⁽⁷⁾		+20 ⁽⁷⁾	mA	Absolute instantaneous sum of all \pm input injection currents from all I/O pins (IICL + IICH) $\leq \sum$ IICT		

TABLE 25-11: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: See the "Pin Diagrams" section for the 5V tolerant I/O pins.

5: VIL Source < (Vss - 0.3). Characterized but not tested.

6: VIH source > (VDD + 0.3) for non-5V tolerant pins only.

7: Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.

- 8: Injection Currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted, provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHA	RACTER	ISTICS	(unles	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)						
			Operat	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param.	Symbol	Characteristic	Min. ⁽¹⁾	Conditions						
DO10 Vol	Vol	Output Low Voltage 4x Sink Driver Pins ⁽²⁾	-	_	0.4	V	VDD = 3.3V, IOL ≤ 6 mA, -40°C ≤ TA ≤ +85°C, IOL ≤ 5 mA, +85°C < TA ≤ +125°C			
		Output Low Voltage 8x Sink Driver Pins ⁽³⁾	—	—	0.4	V	VDD = 3.3V, IOL ≤ 12 mA, -40°C ≤ TA ≤ +85°C, IOL ≤ 8 mA, +85°C < TA ≤ +125°C			
DO20	Vон	Output High Voltage 4x Source Driver Pins ⁽²⁾		_	—	V	IOH ≥ -10 mA, VDD = 3.3V			
		Output High Voltage 8x Source Driver Pins ⁽³⁾	2.4	_	—	V	$IOH \ge -15 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$			
DO20A	VoH1	Output High Voltage	1.5			V	ІОН ≥ -14 mA, VDD = 3.3V			
		4x Source Driver Pins ⁽²⁾	2.0	_		V	Іон ≥ -12 mA, VDD = 3.3V			
			3.0	_	—	V	IOH \geq -7 mA, VDD = 3.3V			
		Output High Voltage 8x Source Driver Pins ⁽³⁾	1.5	-		V	IOH ≥ -22 mA, VDD = 3.3V			
			2.0	_		V	ІОН ≥ -18 mA, VDD = 3.3V			
			3.0	_		V	Іон ≥ -10 mA, VDD = 3.3V			

TABLE 25-12: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

2: Includes RB<14:11> pins.

3: Includes all I/O pins that are not 4x driver pins (see Note 2).

TABLE 25-13: ELECTRICAL CHARACTERISTICS: BOR

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)}^{(1)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min. ⁽²⁾	Тур.	Max.	Units	Conditions	
BO10	VBOR	BOR Event on VDD Transition High-to-Low	2.5		2.709	V	VDD (Notes 2, 3)	

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, PGAs and comparators) may have degraded performance.

2: Parameters are for design guidance only and are not tested in manufacturing.

3: The VBOR specification is relative to VDD.

DC CHARACTERISTICS			(unless otherwise state			anditions: 3.0V to 3.6V ad) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended		
Param No.	Symbol	Characteristic	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions	
		Program Flash Memory						
D130	Eр	Cell Endurance	10,000	_	_	E/W	-40°C to +125°C	
D131	Vpr	VDD for Read	3.0		3.6	V		
D132b	VPEW	VDD for Self-Timed Write	3.0	_	3.6	V		
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated, -40°C to +125°C	
D135	IDDP	Supply Current during Programming ⁽²⁾	—	10	—	mA		
D136	IPEAK	Instantaneous Peak Current During Start-up	—	—	150	mA		
D137a	TPE	Page Erase Time	19.7	—	20.1	ms	TPE = 146893 FRC Cycles, TA = +85°C (Note 3)	
D137b	Тре	Page Erase Time	19.5	—	20.3	ms	TPE = 146893 FRC Cycles, TA = +125°C (Note 3)	
D138a	Tww	Word Write Cycle Time	46.5	—	47.3	μs	Tww = 346 FRC Cycles, Ta = +85°C (Note 3)	
D138b	Tww	Word Write Cycle Time	46.0	_	47.9	μs	Tww = 346 FRC Cycles, Ta = +125°C (Note 3)	
D139a	Trw	Row Write Time	667	_	679	μs	Trw = 4965 FRC Cycles, Ta = +85°C (Note 3)	
D139b	Trw	Row Write Time	660	_	687	μs	Trw = 4965 FRC Cycles, Ta = +125°C (Note 3)	

TABLE 25-14: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

2: Parameters are for design guidance only and are not tested in manufacturing.

3: Other conditions: FRC = 7.37 MHz, TUN<5:0> = 011111 (for Min.), TUN<5:0> = 100000 (for Max.). This parameter depends on the FRC accuracy (see Table 25-20) and the value of the FRC Oscillator Tuning register (see Register 8-4). For complete details on calculating the Minimum and Maximum time, see Section 5.3 "Programming Operations".

25.2 AC Characteristics and Timing Parameters

This section defines the dsPIC33EPXXGS202 family AC characteristics and timing parameters.

TABLE 25-15: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)						
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended Operating voltage VDD range as described in Section 25.1 "DC Characteristics".						

FIGURE 25-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS





TABLE 25-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
DO50	Cosco	OSC2 Pin	_	—	15	pF	In XT and HS modes, when external clock is used to drive OSC1
DO56	Cio	All I/O Pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCL1, SDA1		—	400	pF	In l ² C™ mode

FIGURE 25-2: EXTERNAL CLOCK TIMING



АС СНА	RACTEF	RISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symb	Characteristic	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions		
OS10	Fin	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	_	60	MHz	EC		
		Oscillator Crystal Frequency	3.5 10		10 40	MHz MHz	XT HS		
OS20	Tosc	Tosc = 1/Fosc	8.33	_	DC	ns	+125°C		
		Tosc = 1/Fosc	7.14	_	DC	ns	+85°C		
OS25	Тсү	Instruction Cycle Time ⁽²⁾	16.67	_	DC	ns	+125°C		
		Instruction Cycle Time ⁽²⁾	14.28	_	DC	ns	+85°C		
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.45 x Tosc	—	0.55 x Tosc	ns	EC		
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	-	—	20	ns	EC		
OS40	TckR	CLKO Rise Time ^(3,4)	—	5.2	_	ns			
OS41	TckF	CLKO Fall Time ^(3,4)	_	5.2	—	ns			
OS42	Gм	External Oscillator Transconductance ⁽⁴⁾	_	12	_	mA/V	HS, VDD = 3.3V, TA = +25°C		
			_	6	_	mA/V	XT, VDD = 3.3V, TA = +25°C		

TABLE 25-17: EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

2: Instruction cycle period (Tcr) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type, under standard operating conditions, with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Minimum" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "Maximum" cycle time limit is "DC" (no clock) for all devices.

- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: Parameters are for design guidance only and are not tested in manufacturing.

TABLE 25-18: PLL CLOCK TIMING SPECIFICATIONS

АС СНА	RACTERI	STICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions	
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range	0.8	—	8.0	MHz	ECPLL, XTPLL modes	
OS51	Fvco	On-Chip VCO System Frequency	120	—	340	MHz		
OS52	TLOCK	PLL Start-up Time (Lock Time)	0.9	1.5	3.1	ms		
OS53	DCLK	-3	0.5	3	%			

Note 1: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested in manufacturing.

2: This jitter specification is based on clock cycle-by-clock cycle measurements. To get the effective jitter for individual time bases, or communication clocks used by the application, use the following formula:

$$Effective Jitter = \frac{DCLK}{\sqrt{\frac{FOSC}{Time Base or Communication Clock}}}$$

For example, if Fosc = 120 MHz and the SPI1 Bit Rate = 10 MHz, the effective jitter is as follows:

Effective Jitter =
$$\frac{DCLK}{\sqrt{\frac{120}{10}}} = \frac{DCLK}{\sqrt{12}} = \frac{DCLK}{3.464}$$

TABLE 25-19: AUXILIARY PLL CLOCK TIMING SPECIFICATIONS

АС СНА	RACTERI	STICS	(unless ot	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteris	Min	Typ. ⁽¹⁾	Мах	Units	Conditions			
OS56	Fhpout	On-Chip 16x PLL CC Frequency	0	112	118	120	MHz			
OS57	Fhpin	On-Chip 16x PLL Ph Detector Input Frequ	7.0	7.37	7.5	MHz				
OS58	Tsu	Frequency Generato Time	_	—	10	μs				

Note 1: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested in manufacturing.

TABLE 25-20: INTERNAL FRC ACCURACY

АС СНА	RACTERISTICS	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$								
Param No.	Characteristic	Min.	Тур.	Max.	Units	Conditio	ons			
Internal	FRC Accuracy @ FRC Fre	equency =	7.37 MHz	<mark>,(1</mark>)						
F20a	FRC	-2	0.5	+2	%	$-40^\circ C \le T A \le -10^\circ C$	VDD = 3.0-3.6V			
		-0.9	0.5	+0.9	%	$-10^{\circ}C \le TA \le +85^{\circ}C$	VDD = 3.0-3.6V			
F20b	FRC	-2	1	+2	%	$+85^{\circ}C \leq TA \leq +125^{\circ}C$	VDD = 3.0-3.6V			

Note 1: Frequency is calibrated at +25°C and 3.3V. TUNx bits can be used to compensate for temperature drift.

TABLE 25-21: INTERNAL LPRC ACCURACY

AC CHARACTERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param No. Characteristic		Min.	Тур.	Max.	Units	Conditio	ons			
LPRC (@ 32.768 kHz ⁽¹⁾									
F21a	LPRC	-30	_	+30	%	$-40^{\circ}C \le TA \le -10^{\circ}C$	VDD = 3.0-3.6V			
		-20	—	+20	%	$-10^{\circ}C \le TA \le +85^{\circ}C$	VDD = 3.0-3.6V			
F21b	F21b LPRC		—	+30	%	$+85^{\circ}C \leq TA \leq +125^{\circ}C$	VDD = 3.0-3.6V			

Note 1: This is the change of the LPRC frequency as VDD changes.






TABLE 25-22: I/O TIMING REQUIREMENTS

AC CHAR	ACTERISTI	CS	$\label{eq:standard} \begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature } -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions	
DO31	TIOR	Port Output Rise Time		5	10	ns		
DO32	TIOF	Port Output Fall Time		5	10	ns		
DI35	TINP	INTx Pin High or Low Time (input)	20	—	_	ns		
DI40	2	—	_	Тсү				

Note 1: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

FIGURE 25-4: BOR AND MASTER CLEAR RESET TIMING CHARACTERISTICS




TABLE 25-23:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMERTIMING REQUIREMENTS

АС СН	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions				
SY00	Τρυ	Power-up Period	_	400	600	μS					
SY10	Tost	Oscillator Start-up Time	_	1024 Tosc	_	_	Tosc = OSC1 Period				
SY12	Twdt	Watchdog Timer Time-out Period	0.81	_	1.22	ms	WDTPRE = 0, WDTPOST<3:0> = 0000, using LPRC tolerances indicated in F21a/F21b (see Table 25-21) at +85°C				
			3.25	_	4.88	ms	WDTPRE = 1, WDTPOST<3:0> = 0000, using LPRC tolerances indicated in F21a/F21b (see Table 25-21) at +85°C				
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μS					
SY20	TMCLR	MCLR Pulse Width (low)	2	_		μS					
SY30	TBOR	BOR Pulse Width (low)	1			μS					
SY35	TFSCM	Fail-Safe Clock Monitor Delay	_	500	900	μS	-40°C to +85°C				
SY36	TVREG	Voltage Regulator Standby-to-Active mode Transition Time	—	_	30	μS					
SY37	Toscdfrc	FRC Oscillator Start-up Delay	_	—	29	μS					
SY38	TOSCDLPRC	LPRC Oscillator Start-up Delay	_	—	70	μS					

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.




TABLE 25-24: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS ⁽¹⁾

АС СН	ARACTERIS	STICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽²⁾		Min.	Тур.	Max.	Units	Conditions		
TA10	ТтхН	T1CK High Time Mode		Greater of: 20 or (Tcy + 20)/N	_	_	ns	Must also meet Parameter TA15, N = Prescaler Value (1, 8, 64, 256)		
			Asynchronous	35	_	—	ns			
TA11	ΤτχL	T1CK Low Synchronous Time mode		Greater of: 20 or (Tcy + 20)/N	_	_	ns	Must also meet Parameter TA15, N = Prescaler Value (1, 8, 64, 256)		
			Asynchronous	10	_	—	ns			
TA15	ΤτχΡ	T1CK Input Period	Synchronous mode	Greater of: 40 or (2 Tcy + 40)/N	_	_	ns	N = Prescale Value (1, 8, 64, 256)		
OS60	Ft1	T1CK Oscillator Input Frequency Range (oscillator enabled by setting bit, TCS (T1CON<1>))		DC	_	50	kHz			
TA20	TCKEXTMRL	Delay from E Clock Edge t Increment		0.75 Tcy + 40		1.75 Tcy + 40	ns			

Note 1: Timer1 is a Type A timer.

TABLE 25-25: TIMER2 (TYPE B TIMER) EXTERNAL CLOCK TIMING REQUIREMENTS

АС СН					$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾		Characteristic ⁽¹⁾		Min.	Тур.	Max.	Units	Conditions	
TB10	TtxH	T2CK High Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N		_	ns	Must also meet Parameter TB15, N = Prescale Value (1, 8, 64, 256)			
TB11	TtxL	T2CK Low Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N	_	_	ns	Must also meet Parameter TB15, N = Prescale Value (1, 8, 64, 256)			
TB15	TtxP	T2CK Input Period	Synchronous mode	Greater of: 40 or (2 Tcy + 40)/N	_	_	ns	N = Prescale Value (1, 8, 64, 256)			
TB20	TCKEXTMRL	Delay from External T2CK Clock Edge to Timer Increment		0.75 Tcy + 40		1.75 Tcy + 40	ns				

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 25-26: TIMER3 (TYPE C TIMER) EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾		Min.	Тур.	Max.	Units	Conditions
TC10	TtxH	T3CK High Time	Synchronous	Tcy + 20	_	_	ns	Must also meet Parameter TC15
TC11	TtxL	T3CK Low Time	Synchronous	Tcy + 20	—	—	ns	Must also meet Parameter TC15
TC15	TtxP	T3CK Input Period	Synchronous with Prescaler	2 Tcy + 40	—	—	ns	N = Prescale Value (1, 8, 64, 256)
TC20	TCKEXTMRL	Delay from External T3CK Clock Edge to Timer Increment		0.75 Tcy + 40		1.75 Tcy + 40	ns	




TABLE 25-27: INPUT CAPTURE 1 MODULE TIMING REQUIREMENTS

			$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param. No. Symbol Characteristics ⁽¹⁾			Min.	Max.	Units	Con	ditions			
IC10	TCCL	IC1 Input Low Time	Greater of: 12.5 + 25 or (0.5 Tcy/N) + 25	_	ns	Must also meet Parameter IC15				
IC11	ТссН	IC1 Input High Time	Greater of: 12.5 + 25 or (0.5 Tcy/N) + 25	—	ns	Must also meet Parameter IC15	N = Prescale Value (1, 4, 16)			
IC15	TCCP	IC1 Input Period	Greater of: 25 + 50 or (1 Tcy/N) + 50	—	ns					

FIGURE 25-7: OUTPUT COMPARE 1 MODULE (OC1) TIMING CHARACTERISTICS




TABLE 25-28: OUTPUT COMPARE 1 MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS				$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions			
OC10	TccF	OC1 Output Fall Time	_	_	_	ns	See Parameter DO32			
OC11	TccR	OC1 Output Rise Time	— — — ns See Parameter DO3							

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 25-8: OC1/PWMx MODULE TIMING CHARACTERISTICS




TABLE 25-29: OC1/PWMx MODE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Min. Typ. Max.		Units	Conditions	
OC15	TFD	Fault Input to PWMx I/O Change	_	_	Tcy + 20	ns		
OC20	TFLT	Fault Input Pulse Width	Tcy + 20	_	—	ns		




FIGURE 25-10: HIGH-SPEED PWMx MODULE TIMING CHARACTERISTICS





TABLE 25-30: HIGH-SPEED PWMx MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min. Typ. Max. Units Conditions					
MP10	TFPWM	PWMx Output Fall Time	—	—	—	ns	See Parameter DO32	
MP11	TRPWM	PWMx Output Rise Time	_	—	—	ns	See Parameter DO31	
MP20	Tfd	Fault Input ↓ to PWMx I/O Change	_	_	15	ns		
MP30	Tfh	Fault Input Pulse Width	15	—	—	ns		

TABLE 25-31: SPI1 MAXIMUM DATA/CLOCK RATE SUMMARY

AC CHARAC	CTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Maximum Data Rate	Transmit Only Transmit/Receive Transmit/Receive		CKE	СКР	SMP			
15 MHz	Table 25-31	_	_	0,1	0,1	0,1		
9 MHz	_	Table 25-32	—	1	0,1	1		
9 MHz	—	Table 25-33	—	0	0,1	1		
15 MHz	—	—	Table 25-34	1	0	0		
11 MHz	_	—	Table 25-35	1	1	0		
15 MHz	_	—	Table 25-36	0	1	0		
11 MHz	_	_	Table 25-37	0	0	0		

FIGURE 25-11: SPI1 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 0) TIMING CHARACTERISTICS






FIGURE 25-12: SPI1 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 1) TIMING CHARACTERISTICS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Conditions					
SP10	FscP	Maximum SCK1 Frequency	—		15	MHz	(Note 3)	
SP20	TscF	SCK1 Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)	
SP21	TscR	SCK1 Output Rise Time	-	_	_	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO1 Data Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO1 Data Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid After SCK1 Edge	—	6	20	ns		
SP36	TdiV2scH, TdiV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	_		ns		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK1 is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPI1 pins.

FIGURE 25-13: SPI1 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS




TABLE 25-33:SPI1 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1)TIMING REQUIREMENTS

			$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended $-40^{\circ}C \leq -125^{\circ}C$ for Extende $-125^{\circ}C$ for Extende -125°						
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions		
SP10	FscP	Maximum SCK1 Frequency		—	9	MHz	(Note 3)		
SP20	TscF	SCK1 Output Fall Time	—	—	—	ns	See Parameter DO32 (Note 4)		
SP21	TscR	SCK1 Output Rise Time	—	—	—	ns	See Parameter DO31 (Note 4)		
SP30	TdoF	SDO1 Data Output Fall Time	—	-	—	ns	See Parameter DO32 (Note 4)		
SP31	TdoR	SDO1 Data Output Rise Time	—	-	—	ns	See Parameter DO31 (Note 4)		
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid After SCK1 Edge	—	6	20	ns			
SP36	TdoV2sc, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	—	—	ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30	—	—	ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30	—	—	ns			

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCK1 is 111 ns. The clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPI1 pins.




FIGURE 25-14: SPI1 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING CHARACTERISTICS

TABLE 25-34:SPI1 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1)TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min. Typ. ⁽²⁾ Max. Units Conditio					
SP10	FscP	Maximum SCK1 Frequency	_	—	9	MHz	-40°C to +125°C (Note 3)	
SP20	TscF	SCK1 Output Fall Time	_	—	_	ns	See Parameter DO32 (Note 4)	
SP21	TscR	SCK1 Output Rise Time	_	—	_	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO1 Data Output Fall Time	—	—	—	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO1 Data Output Rise Time	_	—	_	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid After SCK1 Edge	_	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	—	_	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30	—	—	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30			ns		

- **2:** Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.
- **3:** The minimum clock period for SCK1 is 111 ns. The clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPI1 pins.






TABLE 25-35:SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0)TIMING REQUIREMENTS

АС СНА	ARACTERIS	TICS	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions		
SP70	FscP	Maximum SCK1 Input Frequency	—		Lesser of: FP or 15	MHz	(Note 3)		
SP72	TscF	SCK1 Input Fall Time	—		_	ns	See Parameter DO32 (Note 4)		
SP73	TscR	SCK1 Input Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)		
SP30	TdoF	SDO1 Data Output Fall Time	—		—	ns	See Parameter DO32 (Note 4)		
SP31	TdoR	SDO1 Data Output Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)		
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid After SCK1 Edge	—	6	20	ns			
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	_	_	ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30		_	ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30	_	_	ns			
SP50	TssL2scH, TssL2scL	SS1 ↓ to SCK1 ↑ or SCK1 ↓ Input	120	_	—	ns			
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	_	50	ns	(Note 4)		
SP52	TscH2ssH, TscL2ssH	SS1 ↑ after SCK1 Edge	1.5 Tcy + 40	_	_	ns	(Note 4)		
SP60	TssL2doV	SDO1 Data Output Valid After	—	_	50	ns			

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK1 is 66.7 ns. Therefore, the SCK1 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI1 pins.






TABLE 25-36:SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0)TIMING REQUIREMENTS

АС СНА	ARACTERIS	TICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions			
SP70	FscP	Maximum SCK1 Input Frequency		—	Lesser of: FP or 11	MHz	(Note 3)			
SP72	TscF	SCK1 Input Fall Time	_	—	_	ns	See Parameter DO32 (Note 4)			
SP73	TscR	SCK1 Input Rise Time		_		ns	See Parameter DO31 (Note 4)			
SP30	TdoF	SDO1 Data Output Fall Time		_		ns	See Parameter DO32 (Note 4)			
SP31	TdoR	SDO1 Data Output Rise Time	—	_		ns	See Parameter DO31 (Note 4)			
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid After SCK1 Edge	—	6	20	ns				
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	_	_	ns				
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30	_	_	ns				
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30	_	_	ns				
SP50	TssL2scH, TssL2scL	$\overline{SS1}$ ↓ to SCK1 ↑ or SCK1 ↓ Input	120	—	—	ns				
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	—	50	ns	(Note 4)			
SP52	TscH2ssH, TscL2ssH	SS1 ↑ after SCK1 Edge	1.5 Tcy + 40	_	_	ns	(Note 4)			
SP60	TssL2doV	SDO1 Data Output Valid after SS1 Edge	_	—	50	ns				

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK1 is 91 ns. Therefore, the SCK1 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI1 pins.






TABLE 25-37:SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0)TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions		
SP70	FscP	Maximum SCK1 Input Frequency	—		15	MHz	(Note 3)		
SP72	TscF	SCK1 Input Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)		
SP73	TscR	SCK1 Input Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)		
SP30	TdoF	SDO1 Data Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)		
SP31	TdoR	SDO1 Data Output Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)		
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid After SCK1 Edge	—	6	20	ns			
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	_		ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30	_	_	ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30	_	_	ns			
SP50	TssL2scH, TssL2scL	SS1 ↓ to SCK1 ↑ or SCK1 ↓ Input	120	—	_	ns			
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	—	50	ns	(Note 4)		
SP52	TscH2ssH, TscL2ssH	SS1 ↑ After SCK1 Edge	1.5 Tcy + 40	—		ns	(Note 4)		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK1 is 66.7 ns. Therefore, the SCK1 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI1 pins.






TABLE 25-38:SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0)TIMING REQUIREMENTS


АС СНА		rics	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions	
SP70	FscP	Maximum SCK1 Input Frequency	_	_	11	MHz	(Note 3)	
SP72	TscF	SCK1 Input Fall Time	—	_		ns	See Parameter DO32 (Note 4)	
SP73	TscR	SCK1 Input Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO1 Data Output Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO1 Data Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid After SCK1 Edge	—	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	_		ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30	_		ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30	_	_	ns		
SP50	TssL2scH, TssL2scL	SS1 ↓ to SCK1 ↑ or SCK1 ↓ Input	120	—	_	ns		
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	—	50	ns	(Note 4)	
SP52	TscH2ssH, TscL2ssH	SS1 ↑ After SCK1 Edge	1.5 Tcy + 40	—	_	ns	(Note 4)	

Note 1: These parameters are characterized but not tested in manufacturing.


2: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK1 is 91 ns. Therefore, the SCK1 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI1 pins.







AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characte	eristic ⁽⁴⁾	Min. ⁽¹⁾	Max.	Units	Conditions			
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy (BRG + 1)	_	μs				
			400 kHz mode	Tcy (BRG + 1)	_	μS				
			1 MHz mode ⁽²⁾	Tcy (BRG + 1)	_	μS				
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy (BRG + 1)	_	μS				
		-	400 kHz mode	Tcy (BRG + 1)	_	μS				
			1 MHz mode ⁽²⁾	Tcy (BRG + 1)	—	μS				
IM20	TF:SCL	SDA1 and SCL1	100 kHz mode	—	300	ns	CB is specified to be			
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF			
			1 MHz mode ⁽²⁾	—	100	ns				
IM21	TR:SCL	SDA1 and SCL1	100 kHz mode	—	1000	ns	CB is specified to be			
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF			
			1 MHz mode ⁽²⁾	_	300	ns				
IM25	TSU:DAT	Data Input	100 kHz mode	250	_	ns				
		Setup Time	400 kHz mode	100	_	ns				
			1 MHz mode ⁽²⁾	40	_	ns				
IM26	THD:DAT	Data Input	100 kHz mode	0	—	μS				
		Hold Time	400 kHz mode	0	0.9	μS				
			1 MHz mode ⁽²⁾	0.2	_	μ s				
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy (BRG + 1)	_	μ s	Only relevant for			
		Setup Time	400 kHz mode	TCY (BRG + 1)	_	μS	Repeated Start			
			1 MHz mode ⁽²⁾	Tcy (BRG + 1)	_	μ S	condition			
IM31	THD:STA	Start Condition	100 kHz mode	TCY (BRG + 1)	_	μs	After this period, the			
		Hold Time	400 kHz mode	TCY (BRG + 1)	_	μS	first clock pulse is			
			1 MHz mode ⁽²⁾	Tcy (BRG + 1)	_	μ S	generated			
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy (BRG + 1)	_	μ s				
		Setup Time	400 kHz mode	TCY (BRG + 1)	_	μS	-			
			1 MHz mode ⁽²⁾	TCY (BRG + 1)	_	μS				
IM34	THD:STO	Stop Condition	100 kHz mode	TCY (BRG + 1)	_	μ S				
		Hold Time	400 kHz mode	TCY (BRG + 1)	_	μS				
			1 MHz mode ⁽²⁾	TCY (BRG + 1)	l _	μ s	1			
IM40	TAA:SCL	Output Valid	100 kHz mode		3500	ns				
		from Clock	400 kHz mode	_	1000	ns				
			1 MHz mode ⁽²⁾	_	400	ns				
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	1 _	μS	Time the bus must be			
			400 kHz mode	1.3	<u> </u>	μS	free before a new			
			1 MHz mode ⁽²⁾	0.5	_	μs	transmission can sta			
IM50	Св	Bus Capacitive L			400	pF				
IM51	TPGD	Pulse Gobbler De		65	390	ns	(Note 3)			

TABLE 25-39: I2C1 BUS DATA TIMING REQUIREMENTS (MASTER MODE)


Note 1: BRG is the value of the I^2C^{TM} Baud Rate Generator.

2: Maximum Pin Capacitance = 10 pF for all I2C1 pins (for 1 MHz mode only).


3: Typical value for this parameter is 130 ns.

4: These parameters are characterized but not tested in manufacturing.

FIGURE 25-21: I2C1 BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)







АС СНА	RACTERI	STICS		Standard Ope (unless other Operating tem	wise sta	ted) -40°C	s: 3.0V to 3.6V C ≤ TA ≤ +85°C for Industrial	
						$C \le TA \le +125^{\circ}C$ for Extended		
Param No.	Symbol	Characte	eristic ⁽³⁾	Min.	Max.	Units	Conditions	
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	—	μs		
			400 kHz mode	1.3	—	μS		
			1 MHz mode ⁽¹⁾	0.5	—	μS		
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	_	μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6	—	μS	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5	—	μs		
IS20	TF:SCL	SDA1 and SCL1	100 kHz mode	—	300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	—	100	ns		
IS21	TR:SCL	SDA1 and SCL1	100 kHz mode	—	1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	—	300	ns		
IS25	TSU:DAT	Data Input	100 kHz mode	250	—	ns		
		Setup Time	400 kHz mode	100	—	ns		
			1 MHz mode ⁽¹⁾	100	—	ns		
IS26	THD:DAT	Data Input	100 kHz mode	0	—	μS		
		Hold Time	400 kHz mode	0	0.9	μS		
			1 MHz mode ⁽¹⁾	0	0.3	μS		
IS30	TSU:STA	Start Condition	100 kHz mode	4.7	_	μS	Only relevant for Repeated	
		Setup Time	400 kHz mode	0.6	—	μs	Start condition	
			1 MHz mode ⁽¹⁾	0.25	_	μS		
IS31	THD:STA	Start Condition	100 kHz mode	4.0	—	μS	After this period, the first	
		Hold Time	400 kHz mode	0.6	_	μS	clock pulse is generated	
			1 MHz mode ⁽¹⁾	0.25	_	μS		
IS33	TSU:STO	Stop Condition	100 kHz mode	4.7	—	μs		
		Setup Time	400 kHz mode	0.6	—	μs		
			1 MHz mode ⁽¹⁾	0.6	—	μs		
IS34	THD:STO	Stop Condition	100 kHz mode	4	—	μs		
		Hold Time	400 kHz mode	0.6	—	μs		
			1 MHz mode ⁽¹⁾	0.25		μs		
IS40	TAA:SCL	Output Valid from	100 kHz mode	0	3500	ns		
		Clock	400 kHz mode	0	1000	ns		
			1 MHz mode ⁽¹⁾	0	350	ns		
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7		μs	Time the bus must be free	
			400 kHz mode	1.3		μS	before a new transmission	
			1 MHz mode ⁽¹⁾	0.5		μS	can start	
IS50	Св	Bus Capacitive Lo	ading		400	pF		
IS51	TPGD	Pulse Gobbler Del	ay	65	390	ns	(Note 2)	

TABLE 25-40: I2C1 BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Note 1: Maximum Pin Capacitance = 10 pF for all I2C1 pins (for 1 MHz mode only).

- **2:** Typical value for this parameter is 130 ns.
- **3:** These parameters are characterized but not tested in manufacturing.

FIGURE 25-23: UART1 MODULE I/O TIMING CHARACTERISTICS




TABLE 25-41: UART1 MODULE I/O TIMING REQUIREMENTS

			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions	
UA10	TUABAUD	UART1 Baud Time	66.67		_	ns		
UA11	FBAUD	UART1 Baud Frequency	_		15	Mbps		
UA20	TCWF	Start Bit Pulse Width to Trigger UART1 Wake-up	500	_		ns		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

АС СНА		STICS	Standard Op (unless othe Operating ter	erwise stat	ed) ⁽⁵⁾		3.6V C for Industrial			
			-40°C \leq TA \leq +125°C for Extended							
Param No.	Symbol	Characteristics	Min.	Typical	Max. Uni		Conditions			
			Device	Supply						
AD01	AVdd	Module VDD Supply	Greater of: VDD – 0.3 or 3.0	—	Lesser of: VDD + 0.3 or 3.6	V				
AD02	AVss	Module Vss Supply	Vss	—	Vss + 0.3	V				
	-		Analog	g Input	_					
AD12	VINH-VINL	Full-Scale Input Span	AVss	_	AVDD	V				
AD14	Vin	Absolute Input Voltage	AVss – 0.3	_	AVDD + 0.3	V				
AD17	Rin	Recommended Impedance of Analog Voltage Source	_	100	_	Ω	For minimum sampling time (Note 1)			
AD66	VREF1	Internal Voltage Reference Source	—	1.2	—	V				
		AD	C Accuracy: I	Differentia	l Input					
AD20a	Nr	Resolution		12		bits				
AD21a	INL	Integral Nonlinearity	> -3	—	< 3	LSb	AVss = 0V, AVDD = 3.3V			
AD22a	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	AVss = 0V, AVDD = 3.3V (Note 2)			
AD23a	Gerr	Gain Error (Dedicated Core)	> 5	13	< 20	LSb	AVss = 0V, AVDD = 3.3V			
		Gain Error (Shared Core)	> -1	5	< 10	LSb				
AD24a	Eoff	Offset Error (Dedicated Core)	> 2	7	< 12	LSb	AVss = 0V, AVDD = 3.3V			
		Offset Error (Shared Core)	> -2	3	< 8	LSb				
AD25a	_	Monotonicity			_	_	Guaranteed			

TABLE 25-42: ADC MODULE SPECIFICATIONS

Note 1: These parameters are not characterized or tested in manufacturing.

2: With no missing codes.

3: These parameters are characterized but not tested in manufacturing.

4: Characterized with a 1 kHz sine wave.

5: The ADC module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is guaranteed, but not characterized.

TABLE 25-42: ADC MODULE SPECIFICATIONS (CONTINUED)

		STICS	Standard Op (unless othe	erwise stat	ed) ⁽⁵⁾							
		51100	Operating te	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial								
	_	-			$-40^{\circ}C \le TA$	<u>√</u> ≤ +125	°C for Extended					
Param No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions					
		ADC	Accuracy: S	ingle-Ende	d Input							
AD20b	Nr	Resolution		12		bits						
AD21b	INL	Integral Nonlinearity	> -3	_	< 3	LSb	AVss = 0V, AVDD = 3.3V					
AD22b	DNL	Differential Nonlinearity	> -1	—	< 1.5	LSb	AVss = 0V, AVDD = 3.3V (Note 2)					
AD23b	Gerr	Gain Error (Dedicated Core)	> 5	13	< 20	LSb	AVss = 0V, AVdd = 3.3V					
		Gain Error (Shared Core)	> -1	5	< 10	LSb						
AD24b	EOFF	Offset Error (Dedicated Core)	> 18	39	< 58	LSb	AVss = 0V, AVdd = 3.3V					
		Offset Error (Shared Core)	> 8	25	< 38	LSb						
AD25b	_	Monotonicity	_	_	_	_	Guaranteed					
	•		Dynamic P	erformance	e	•						
AD31b	SINAD	Signal-to-Noise and Distortion	63	—	> 65	dB	(Notes 3, 4)					
AD34b	ENOB	Effective Number of bits	10.3	_	_	bits	(Notes 3, 4)					

Note 1: These parameters are not characterized or tested in manufacturing.

2: With no missing codes.

3: These parameters are characterized but not tested in manufacturing.

4: Characterized with a 1 kHz sine wave.

5: The ADC module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is guaranteed, but not characterized.

TABLE 25-43: ANALOG-TO-DIGITAL CONVERSION TIMING REQUIREMENTS

AC CH	ARACTE	RISTICS ⁽²⁾	(unless	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)}^{(2)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No. Symbol Characteristics Min. Typ. ⁽¹⁾ Max. Units Conditions										
			Clo	ck Param	eters					
AD50	TAD	ADC Clock Period	14.28			ns				
			Thr	oughput	Rate					
AD51	Ftp	ADC Core 0, 1, 2	—	_	3.25	Msps	70 MHz ADC clock, 12 bits, no pending conversions at time of trigger			

Note 1: These parameters are characterized but not tested in manufacturing.

2: The ADC module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is guaranteed, but not characterized.

TABLE 25-44: HIGH-SPEED ANALOG COMPARATOR MODULE SPECIFICATIONS

AC/DC	CHARAC	FERISTICS ⁽²⁾	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min. Typ. Max. Units Comments						
CM10	VIOFF	Input Offset Voltage	—	±5		mV			
CM11	VICM	Input Common-Mode Voltage Range ⁽¹⁾	0	_	AVdd	V			
CM13	CMRR	Common-Mode Rejection Ratio	60	_	_	dB			
CM14	TRESP	Large Signal Response		15		ns	V+ input step of 100 mV while V- input is held at AVDD/2. Delay measured from analog input pin to PWMx output pin.		
CM15	VHYST	Input Hysteresis	5 10 20 mV Depends on HYSSEL<1:0>						
CM16	TON	Comparator Enabled to Valid Output	_	_	1	μs			

Note 1: These parameters are for design guidance only and are not tested in manufacturing.

2: The comparator module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No. Symbol Characteristic				Тур.	Max.	Units	Comments		
DA02	CVRES	Resolution		12		bits			
DA03	INL	Integral Nonlinearity Error	-16	-12	0	LSB			
DA04	DNL	Differential Nonlinearity Error	-1.8	±0.5	1.8	LSB			
DA05	EOFF	Offset Error	_	20	_	mV			
DA06	EG	Gain Error	-0.8	-0.4		%			
DA07	TSET	Settling Time ⁽¹⁾	—	700	_	ns	Output with 2% of desired output voltage with a 10-90% or 90-10% step		

TABLE 25-45: DACx MODULE SPECIFICATIONS

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

2: The DACx module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

AC/DC	CHARAC	reristics ⁽¹⁾		(unless ot	Operating (herwise state temperature	$-40^{\circ}C \le TA$	م≤ +85°C	. 6V C for Industrial C for Extended
Param No.	Symbol	Characterist	ic	Min.	Тур.	Max.	Units	Comments
PA01	Vin	Input Voltage Rang	е	AVss - 0.3	_	AVDD + 0.3	V	
PA02	Vсм	Common-Mode Inp Voltage Range	ut	AVss	—	AVDD - 1.6	V	
PA03	Vos	Input Offset Voltage	;	-20	_	+20	mV	
PA04	Vos	Input Offset Voltage with Temperature	Drift	_	±15	—	µV/∘C	
PA05	Rin+	Input Impedance of Positive Input		_	>1M 7 pf	—	Ω pF	
PA06	Rin-	Input Impedance of Negative Input		_	10K 7 pf	—	Ω pF	
PA07	Gerr	Gain Error		-2	—	+2	%	Gain = 4x and 8x
				-3	—	+3	%	Gain = 16x
				-4	—	+4	%	Gain = 32x and 64x
PA08	Lerr	Gain Nonlinearity E	rror	_	—	0.5	%	% of full scale, Gain = 16x
PA09	IDD	Current Consumption	on	_	2.0	—	mA	Module is enabled with a 2-volt P-P output voltage swing
PA10a	BW	Small Signal	G = 4x		10	—	MHz	
PA10b		Bandwidth (-3 dB)	G = 8x	-	5	—	MHz	
PA10c			G = 16x	-	2.5	—	MHz	
PA10d			G = 32x		1.25	_	MHz	
PA10e			G = 64x	-	0.625	_	MHz	
PA11	OST	Output Settling Tim of Final Value	e to 1%		0.4	—	μs	Gain = 16x, 100 mV input step change
PA12	SR	Output Slew Rate		_	40	—	V/µs	Gain = 16x
PA13	TGSEL	Gain Selection Time	e	_	1	—	μs	
PA14	TON	Module Turn On/Se Time	tting	_		10	μs	

TABLE 25-46: PGAx MODULE SPECIFICATIONS

Note 1: The PGAx module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

NOTES:

26.0 PACKAGING INFORMATION

26.1 Package Marking Information

28-Lead SSOP



28-Lead SOIC (.300")



28-Lead UQFN (4x4x0.6 mm)



28-Lead UQFN (6x6x0.5 mm)



28-Lead QFN-S (6x6x0.9 mm)



Example dsPIC33EP16 GS202 C 1510017

Example



Example



Example



Example




Legend	I: XXX Y YY WW NNN	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code
Note:	be carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

26.2 Package Details

28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	6
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		0.65 BSC	
Overall Height	Α	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	-
Overall Width	Е	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	9.90	10.20	10.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1		1.25 REF	
Lead Thickness	С	0.09	-	0.25
Foot Angle	¢	0°	4°	8°
Lead Width	b	0.22	-	0.38

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Ν	ILLIMETER	S	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	С		7.20	
Contact Pad Width (X28)	X1			0.45
Contact Pad Length (X28)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-052C Sheet 1 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units	MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		1.27 BSC	
Overall Height	Α	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	17.90 BSC		
Chamfer (Optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1		1.40 REF	
Lead Angle	Θ	0°	-	-
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.18	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		MILLIMETER	S
Dimensio	Dimension Limits		NOM	MAX
Contact Pitch	E	E 1.27 BSC		
Contact Pad Spacing	С		9.40	
Contact Pad Width (X28)	Х			0.60
Contact Pad Length (X28)	Y			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

28-Lead Ultra Thin Plastic Quad Flat, No Lead Package (M6) - 4x4x0.6 mm Body [UQFN] With Corner Anchors


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-333A Sheet 1 of 2

28-Lead Ultra Thin Plastic Quad Flat, No Lead Package (M6) - 4x4x0.6 mm Body [UQFN] With Corner Anchors

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		0.40 BSC	
Overall Height	А	-	-	0.60
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.152 REF		
Overall Width	E	4.00 BSC		
Exposed Pad Width	E2	1.80	1.90	2.00
Overall Length	D		4.00 BSC	
Exposed Pad Length	D2	1.80	1.90	2.00
Terminal Width	b	0.15	0.20	0.25
Corner Anchor	b1	0.25	0.30	0.35
Terminal Length	L	0.30	0.45	0.50
Terminal-to-Exposed-Pad	K	-	0.60	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-333A Sheet 2 of 2

28-Lead Ultra Thin Plastic Quad Flat, No Lead Package (M6) - 4x4x0.6 mm Body [UQFN] With Corner Anchors

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		IILLIMETER	S
Dimensior	Dimension Limits		NOM	MAX
Contact Pitch	Е		0.40 BSC	
Center Pad Width	X2			2.00
Center Pad Length	Y2			2.00
Contact Pad Spacing	C1		3.90	
Contact Pad Spacing	C2		3.90	
Contact Pad Width (X28)	X1			0.20
Contact Pad Length (X28)	Y1			0.85
Contact Pad to Center Pad (X28)	G1		0.52	
Corner Anchor Width (X4)	X3			0.78
Corner Anchor Length (X4)	Y3			0.78
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2333A

28-Lead Plastic Quad Flat, No Lead Package (MX) - 6x6x0.5mm Body [UQFN] Ultra-Thin with 0.40 x 0.60 mm Terminal Width/Length and Corner Anchors


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-0209B Sheet 1 of 2

28-Lead Plastic Quad Flat, No Lead Package (MX) - 6x6x0.5mm Body [UQFN] Ultra-Thin with 0.40 x 0.60 mm Terminal Width/Length and Corner Anchors

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		0.65 BSC	
Overall Height	Α	0.40	0.50	0.60
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	(A3)		0.127 REF	
Overall Width	E		6.00 BSC	
Exposed Pad Width	E2		4.00	
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2		4.00	
Terminal Width	b	0.35	0.40	0.45
Corner Pad	b2	0.25	0.40	0.45
Terminal Length	L	0.55	0.60	0.65
Terminal-to-Exposed Pad	К	0.20	-	-


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 4. Outermost portions of corner structures may vary slightly.

Microchip Technology Drawing C04-0209B Sheet 2 of 2

28-Lead Plastic Quad Flat, No Lead Package (MX) - 6x6 mm Body [UQFN] With 0.60mm Contact Length And Corner Anchors

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		Ν	ILLIMETER	S
Dimensior	Dimension Limits		NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W1			4.05
Optional Center Pad Length	T2			4.05
Contact Pad Spacing	C1		5.70	
Contact Pad Spacing	C2		5.70	
Contact Pad Width (X28)	X1			0.45
Contact Pad Length (X28)	Y1			1.00
Corner Pad Width (X4)	X2			0.90
Corner Pad Length (X4)	Y2			0.90
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2209B

28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9mm Body [QFN-S] With 0.40 mm Terminal Length


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-124C Sheet 1 of 2

28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9mm Body [QFN-S] With 0.40 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX
Number of Pins	N		28	
Pitch	е		0.65 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3		0.20 REF	
Overall Width	E		6.00 BSC	
Exposed Pad Width	E2	3.65	3.70	4.70
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.70
Terminal Width	b	0.23	0.30	0.35
Terminal Length	L	0.30	0.40	0.50
Terminal-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124C Sheet 2 of 2

28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units			MILLIM	ETERS	
Dimensio	Dimension Limits		NOM	MAX	
Contact Pitch	E		0.65 BSC		
Optional Center Pad Width	W2			4.70	
Optional Center Pad Length	T2			4.70	
Contact Pad Spacing	C1		6.00		
Contact Pad Spacing	C2		6.00		
Contact Pad Width (X28)	X1			0.40	
Contact Pad Length (X28)	Y1			0.85	
Distance Between Pads	G	0.25			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2124A

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (January 2015)

This is the initial version of this document.

Revision B (May 2015)

Changes to Register 19-7 ADCON4L.

Changes to the hysteresis values in **Section 20.6** "Hysteresis" and Register 20-1 CMPxCON.

A note has been added to Table 23-2 Instruction Set Overview.

Changes to Section 25.0 "Electrical Characteristics".

New packaging diagrams have been added to **Section 26.0 "Packaging Information"**.

Minor text edits throughout document.

NOTES:

INDEX

	_
1	۱.
r	۰.

Abso	olute Maximum Ratings	261
AC C	Characteristics	273
	ADC Specifications	301
	Analog-to-Digital Conversion Requirements	303
	Auxiliary PLL Clock	275
	Capacitive Loading Requirements on	
	Output Pins	273
	External Clock Requirements	274
	High-Speed PWMx Requirements	283
	I/O Requirements	277
	I2C1 Bus Data Requirements (Master Mode)	297
	I2C1 Bus Data Requirements (Slave Mode)	299
	Input Capture 1 Requirements	
	Internal FRC Accuracy	
	Internal LPRC Accuracy	276
	Load Conditions	273
	OC1/PWMx Mode Requirements	
	Output Compare 1 Requirements	282
	PLL Clock	
	Reset, WDT, OST, PWRT Requirements	278
	SPI1 Master Mode (Full-Duplex, CKE = 0,	
	CKP = x, SMP = 1) Requirements	287
	SPI1 Master Mode (Full-Duplex, CKE = 1,	
	CKP = x, SMP = 1) Requirements	286
	SPI1 Master Mode (Half-Duplex,	
	Transmit Only) Requirements	
	SPI1 Maximum Data/Clock Rate Summary	284
	SPI1 Slave Mode (Full-Duplex, CKE = 0,	
	CKP = 0, SMP = 0) Requirements	295
	SPI1 Slave Mode (Full-Duplex, CKE = 0,	
	CKP = 1, SMP = 0) Requirements	293
	SPI1 Slave Mode (Full-Duplex, CKE = 1,	
	CKP = 0, SMP = 0) Requirements	289
	SPI1 Slave Mode (Full-Duplex, CKE = 1,	
	CKP = 1, SMP = 0) Requirements	291
	Temperature and Voltage Specifications	
	Timer1 External Clock Requirements	
	Timer2 External Clock Requirements	
	Timer3 External Clock Requirements	
	UART1 I/O Requirements	300
AC/E	DC Characteristics	
	DACx Specifications	304
	High-Speed Analog Comparator Specifications	303
	PGAx Specifications	
Arith	metic Logic Unit (ALU)	26
Asse	embler	
	MPASM Assembler	258
-		
В		
Bit-R	eversed Addressing	55
	Example	
	Implementation	
	Sequence Table (16-Entry)	
Block	k Diagrams	
	16-Bit Timer1 Module	131
	ADC Module	198

ADC Shared Core199Addressing for Table Registers59CALL Stack Frame51Connections for On-Chip Voltage Regulator242CPU Core18

Data Access from Program Space	
Address Generation	57
Dedicated ADC Core 0-1	199
dsPIC33EPXXGS202 Family	7
High-Speed Analog Comparator x	226
High-Speed PWMx Architecture	151
Hysteresis Control	228
I2C1 Module	
Input Capture Module	139
Interleaved PFC	
MCLR Pin Connections	12
Multiplexing Remappable Outputs for RPn	110
Off-Line UPS	
Oscillator System	
PGAx Functions	232
PGAx Module	231
Phase-Shifted Full-Bridge Converter	15
PLL Module	87
Programmer's Model	20
PSV Read Address Generation	48
Recommended Minimum Connection	12
Remappable Input for U1RX	108
Reset System	67
Security Segments Example	245
Shared Port Structure	105
Simplified Conceptual of High-Speed PWMx	152
SPI1 Module	175
Suggested Oscillator Circuit Placement	13
Timerx Module (x = 2,3)	136
Type B/Type C Timer Pair (32-Bit Timer)	136
UART1 Module	
Watchdog Timer (WDT)	243
Brown-out Reset (BOR)	235, 242

С

C Compilers	
MPLAB XC	
Code Examples	
Port Write/Read	106
PWMx Write-Protected Register	
Unlock Sequence	150
PWRSAV Instruction Syntax	
Code Protection	235, 244
CodeGuard Security	235, 244
Configuration Bits	
Description	237
Configuration Register Map	
CPU	
Addressing Modes	17
Clocking System Options	
Fast RC (FRC) Oscillator	87
FRC Oscillator with PLL	87
FRC Oscillator with Postscaler	87
Low-Power RC (LPRC) Oscillator	87
Primary (XT, HS, EC) Oscillator	87
Primary Oscillator with PLL	87
Control Registers	22
Data Space Addressing	17
Instruction Set	17
Registers	17
Resources	
Customer Change Notification Service	330
Customer Notification Service	330
Customer Support	330

D

Data Address Space	30
Memory Map for dsPIC33EP16/32GS202	
Devices	31
Near Data Space	30
Organization, Alignment	30
SFR Space	
Width	
Data Space	
Extended X	51
Paged Data Memory Space (figure)	49
Paged Memory Scheme	
DC Characteristics	
Brown-out Reset (BOR)2	71
Doze Current (IDOZE)2	67
I/O Pin Input Specifications 2	68
I/O Pin Output Specifications2	271
Idle Current (IIDLE)2	65
Operating Current (IDD)2	64
Operating MIPS vs. Voltage2	62
Power-Down Current (IPD)2	66
Program Memory2	72
Temperature and Voltage Specifications2	
Watchdog Timer Delta Current2	66
Demo/Development Boards, Evaluation and	
Starter Kits2	60
Development Support2	57
Device Calibration2	40
Addresses2	40
and Identification2	40
Doze Mode	99
DSP Engine	26
E	
Electrical Characteristics	61
AC	
Equations	
Device Operating Frequency	87
Fosc Calculation	

F

Filter Capacitor (CEFC) Specifications	
Flash Program Memory	59
and Table Instructions	59
Control Registers	61
Operations	60
Resources	61
RTSP Operation	60
Flexible Configuration	235

G

Getting Started Guidelines	11
Connection Requirements	
CPU Logic Filter Capacitor Connection (VCAP)	12
Decoupling Capacitors	11
External Oscillator Pins	13
ICSP Pins	13
Master Clear (MCLR) Pin	12
Oscillator Value Conditions on Start-up	14
Targeted Applications	14
Unused I/Os	14

Η

High-Speed Analog Comparator	
Applications	7
Control Registers	
Description	
Digital-to-Analog Comparator (DAC) 22	
Features Overview	
Hysteresis	
Pulse Stretcher and Digital Logic	
Resources	8
High-Speed PWM	
Description	9
Features	
Resources15	0
Write-Protected Registers15	0
High-Speed, 12-Bit Analog-to-Digital	
Converter (ADC) 19	7
Control Registers	
Features Overview19	7
Resources	0
I	
I/O Ports10	
Configuring Analog/Digital Port Pins 10	
Helpful Tips 11	1
Open-Drain Configuration10	
Parallel I/O (PIO) 10	5
Resources 11	
Write/Read Timing 10	6
In-Circuit Debugger24	
In-Circuit Emulation23	
In-Circuit Serial Programming (ICSP) 235, 24	
Input Capture 13	9
Control Registers 14	0
Resources 13	
Input Change Notification (ICN) 10	6
Instruction Addressing Modes 5	
File Register Instructions 5	2
Fundamental Modes Supported 5	2
MAC Instructions 5	3
MCU Instructions 5	
Move and Accumulator Instructions 5	
Other Instructions5	3
Instruction Set	
Overview	
Summary	
Symbols Used in Opcode Descriptions 24	
Instruction-Based Power-Saving Modes9	
ldle9	
Sleep	8
Inter-Integrated Circuit (I ² C)	3

Control Registers 185

Inter-Integrated Circuit. See I²C.

Interrupt Controller	
Alternate Interrupt Vector Table (AIVT)	71
Control and Status Registers	76
INTCON1	76
INTCON2	76
INTCON3	76
INTCON4	76
INTTREG	76
Interrupt Vector Details	74
Interrupt Vector Table (IVT)	71
Reset Sequence	71
Resources	76
Interrupts Coincident with Power Save Instructions	98

J

JTAG Boundary Scan Interface	235
JTAG Interface	244

L

Leading-Edge Blanking (LEB)	149
LPRC Oscillator	
Use with WDT	

Μ

Memory Organization	27
Resources	
Microchip Internet Web Site	
Modulo Addressing	54
Applicability	55
Operation Example	54
Start and End Address	54
W Address Register Selection	54
MPLAB Assembler, Linker, Librarian	258
MPLAB ICD 3 In-Circuit Debugger	259
MPLAB PM3 Device Programmer	259
MPLAB REAL ICE In-Circuit Emulator System	259
MPLAB X Integrated Development	
Environment Software	257
MPLINK Object Linker/MPLIB Object Librarian	258

0

Oscillator	
Control Registers	
Resources	
OTP Memory Area	
Output Compare	
Control Registers	
Resources	

Ρ

Packaging	
Details	
Marking	
Peripheral Module Disable (PMD)	
Peripheral Pin Select (PPS)	
Available Peripherals	
Available Pins	
Control	107
Control Registers	
Input Mapping	
Output Mapping	
Output Selection for Remappable Pins	
Selectable Input Sources	
Peripheral Pin Select. See PPS.	
PICkit 3 In-Circuit Debugger/Programmer	
Pinout I/O Descriptions (table)	8

Power-Saving Features	97
Clock Frequency and Switching	97
Control Registers	100
Resources	99
Program Address Space	27
Construction	57
Data Access from Program Memory Using	
Table Instructions	58
Memory Map (dsPIC33EP16GS202 Devices)	27
Memory Map (dsPIC33EP32GS202 Devices)	28
Table Read High Instructions (TBLRDH)	58
Table Read Low Instructions (TBLRDL)	58
Program Memory	
Organization	29
Reset Vector	29
Programmable Gain Amplifier (PGA)	231
Control Registers	233
Description	232
Resources	233
Programmable Gain Amplifier. See PGA.	
Programmer's Model	19
Register Descriptions	19
Pulse-Width Modulation. See PWM.	

R

Register Maps	
ADC	
Analog Comparator	
CPU Core	
I2C1	
Input Capture 1	37
Interrupt Controller	35
JTAG Interface	46
NVM	45
Output Compare 1	37
Peripheral Pin Select Output	
(dsPIC33EPXXGS202 Devices)	44
PMD.	
PORTA (dsPIC33EPXXGS202 Devices)	47
PORTB (dsPIC33EPXXGS202 Devices)	47
Programmable Gain Amplifier	
PWM	
PWM Generator 1	38
PWM Generator 2	39
PWM Generator 3	40
SPI1	
System Control	45
Timer1 through Timer3	37
UART1	
Registers	
ACLKCON (Auxiliary Clock Divisor Control)	
ADCAL0L (ADC Calibration 0 Low)	
ADCAL1H (ADC Calibration 1 High)	
ADCMPxCON (ADC Digital Comparator x	
Control)	220
ADCMPxENL (ADC Digital Comparator x	
Channel Enable Low)	221
ADCON1H (ADC Control 1 High)	
ADCON1L (ADC Control 1 Low)	
ADCON2H (ADC Control 2 High)	
ADCON2L (ADC Control 2 Low)	
ADCON3H (ADC Control 3 High)	
ADCON3L (ADC Control 3 Low)	
ADCON4H (ADC Control 4 High)	
ADCON4L (ADC Control 4 Low)	
ADCON4L (ADC CONUO 4 LOW)	

ADCON5H (ADC Control 5 High)
ADCON5L (ADC Control 5 Low)
ADCORExH (Dedicated ADC Core x
Control High)211
ADCORExL (Dedicated ADC Core x
Control Low)210
ADEIEL (ADC Early Interrupt Enable Low)213
ADEISTATL (ADC Early Interrupt Status Low)
ADFL0CON (ADC Digital Filter 0 Control)
ADIEL (ADC Interrupt Enable Low)215
ADLVLTRGL (ADC Level-Sensitive Trigger
Control Low)212
ADMOD0H (ADC Input Mode Control 0 High)
ADMOD0L (ADC Input Mode Control 0 Low)
ADSTATL (ADC Data Ready Status Low)
ADTRIGxL/ADTRIGxH (ADC Channel Trigger x
Selection Low/High)216
ALTDTRx (PWMx Alternate Dead-Time)
AUXCONx (PWMx Auxiliary Control)173
CHOP (PWMx Chop Clock Generator)158
CLKDIV (Clock Divisor)91
CMPxCON (Comparator x Control)
CMPxDAC (Comparator DAC x Control)230
CORCON (Core Control)
CTXTSTAT (CPU W Register Context Status)
DEVID (Device ID)241
DEVREV (Device Revision)
DTRx (PWMx Dead-Time)
FCLCONx (PWMx Fault Current-Limit Control) 169
I2C1CONH (I2C1 Control High)
I2C1CONL (I2C1 Control Low) 185
I2C1MSK (I2C1 Slave Mode Address Mask)
······································
I2C1STAT (I2C1 Status)
IC1CON1 (Input Capture Control 1)140
IC1CON1 (Input Capture Control 1)140
IC1CON1 (Input Capture Control 1)140 IC1CON2 (Input Capture Control 2)141
IC1CON1 (Input Capture Control 1)140 IC1CON2 (Input Capture Control 2)141 INTCON1 (Interrupt Control 1)79
IC1CON1 (Input Capture Control 1)140 IC1CON2 (Input Capture Control 2)141 INTCON1 (Interrupt Control 1)79
IC1CON1 (Input Capture Control 1)
IC1CON1 (Input Capture Control 1)140IC1CON2 (Input Capture Control 2)141INTCON1 (Interrupt Control 1)79INTCON2 (Interrupt Control 2)81INTCON3 (Interrupt Control 3)82INTCON4 (Interrupt Control 4)82INTREG (Interrupt Control 4)83IOCONx (PWMx I/O Control)167LEBCONx (PWMx Leading-Edge171Blanking Control)171LEBDLYx (PWMx Leading-Edge172LFSR (Linear Feedback Shift)95MDC (PWMx Master Duty Cycle)159NVMADR (Nonvolatile Memory Lower Address)63NVMADRU (Nonvolatile Memory (NVM) Control)62
IC1CON1 (Input Capture Control 1)140IC1CON2 (Input Capture Control 2)141INTCON1 (Interrupt Control 1)79INTCON2 (Interrupt Control 2)81INTCON3 (Interrupt Control 3)82INTCON4 (Interrupt Control 4)82INTREG (Interrupt Control 4)83IOCONx (PWMx I/O Control)167LEBCONx (PWMx Leading-Edge171Blanking Control)171LEBDLYx (PWMx Leading-Edge172LFSR (Linear Feedback Shift)95MDC (PWMx Master Duty Cycle)159NVMADR (Nonvolatile Memory Lower Address)63NVMADRU (Nonvolatile Memory (NVM) Control)62
IC1CON1 (Input Capture Control 1)
IC1CON1 (Input Capture Control 1)
IC1CON1 (Input Capture Control 1)
IC1CON1 (Input Capture Control 1)140IC1CON2 (Input Capture Control 2)141INTCON1 (Interrupt Control 1)79INTCON2 (Interrupt Control 2)81INTCON3 (Interrupt Control 3)82INTCON4 (Interrupt Control 4)82INTREG (Interrupt Control 4)83IOCONx (PWMx I/O Control)167LEBCONx (PWMx Leading-Edge171Blanking Control)171LEBDLYx (PWMx Leading-Edge172Blanking Delay)172LFSR (Linear Feedback Shift)95MDC (PWMx Master Duty Cycle)159NVMADR (Nonvolatile Memory Lower Address)63NVMCON (Nonvolatile Memory (NVM) Control)62NVMKEY (Nonvolatile Memory Key)64NVMSRCADRH (NVM Source Data65
IC1CON1 (Input Capture Control 1)140IC1CON2 (Input Capture Control 2)141INTCON1 (Interrupt Control 1)79INTCON2 (Interrupt Control 2)81INTCON3 (Interrupt Control 3)82INTCON4 (Interrupt Control 4)82INTREG (Interrupt Control 4)83IOCONx (PWMx I/O Control)167LEBCONx (PWMx Leading-EdgeBlanking Control)171LEBDLYx (PWMx Leading-EdgeBlanking Delay)172LFSR (Linear Feedback Shift)95MDC (PWMx Master Duty Cycle)159NVMADR (Nonvolatile Memory Lower Address)63NVMCON (Nonvolatile Memory (NVM) Control)62NVMKEY (Nonvolatile Memory Key)64NVMSRCADRH (NVM Source Data65NVMSRCADRL (NVM Source Data65
IC1CON1 (Input Capture Control 1)140IC1CON2 (Input Capture Control 2)141INTCON1 (Interrupt Control 1)79INTCON2 (Interrupt Control 2)81INTCON3 (Interrupt Control 3)82INTCON4 (Interrupt Control 4)82INTREG (Interrupt Control 4)83IOCONx (PWMx I/O Control)167LEBCONx (PWMx Leading-EdgeBlanking Control)171LEBDLYx (PWMx Leading-EdgeBlanking Delay)172LFSR (Linear Feedback Shift)95MDC (PWMx Master Duty Cycle)159NVMADR (Nonvolatile Memory Lower Address)63NVMCON (Nonvolatile Memory (NVM) Control)62NVMKEY (Nonvolatile Memory Key)64NVMSRCADRH (NVM Source Data65NVMSRCADRL (NVM Source Data65
IC1CON1 (Input Capture Control 1)
IC1CON1 (Input Capture Control 1)
IC1CON1 (Input Capture Control 1)
IC1CON1 (Input Capture Control 1)140IC1CON2 (Input Capture Control 2)141INTCON1 (Interrupt Control 1)79INTCON2 (Interrupt Control 2)81INTCON3 (Interrupt Control 3)82INTCON4 (Interrupt Control 4)82INTREG (Interrupt Control 4)83IOCONx (PWMx I/O Control)167LEBCONx (PWMx Leading-Edge171Blanking Control)171LEBDLYx (PWMx Leading-Edge172LFSR (Linear Feedback Shift)95MDC (PWMx Master Duty Cycle)159NVMADRU (Nonvolatile Memory Upper Address)64NVMCON (Nonvolatile Memory (NVM) Control)62NVMKEY (Nonvolatile Memory Key)64NVMSRCADRH (NVM Source Data65Address High)65OC1CON1 (Output Compare Control 1)144OC1CON2 (Output Compare Control 2)146
IC1CON1 (Input Capture Control 1)140IC1CON2 (Input Capture Control 2)141INTCON1 (Interrupt Control 1)79INTCON2 (Interrupt Control 2)81INTCON3 (Interrupt Control 3)82INTCON4 (Interrupt Control 4)82INTREG (Interrupt Control 4)83IOCONx (PWMx I/O Control)167LEBCONx (PWMx Leading-Edge171Blanking Control)171LEBDLYx (PWMx Leading-Edge172LFSR (Linear Feedback Shift)95MDC (PWMx Master Duty Cycle)159NVMADRU (Nonvolatile Memory Upper Address)64NVMCON (Nonvolatile Memory (NVM) Control)62NVMKEY (Nonvolatile Memory Key)64NVMSRCADRH (NVM Source Data65Address High)65OC1CON1 (Output Compare Control 1)144OC1CON2 (Output Compare Control 2)146OSCCON (Oscillator Control)89
IC1CON1 (Input Capture Control 1)140IC1CON2 (Input Capture Control 2)141INTCON1 (Interrupt Control 1)79INTCON2 (Interrupt Control 2)81INTCON3 (Interrupt Control 3)82INTCON4 (Interrupt Control 4)82INTREG (Interrupt Control 4)83IOCONx (PWMx I/O Control)167LEBCONx (PWMx Leading-Edge171Blanking Control)171LEBDLYx (PWMx Leading-Edge172LFSR (Linear Feedback Shift)95MDC (PWMx Master Duty Cycle)159NVMADRU (Nonvolatile Memory Upper Address)64NVMCON (Nonvolatile Memory (NVM) Control)62NVMKEY (Nonvolatile Memory Key)64NVMSRCADRH (NVM Source Data65Address High)65OC1CON1 (Output Compare Control 1)144OC1CON2 (Output Compare Control 2)146OSCCON (Oscillator Control)89
IC1CON1 (Input Capture Control 1) 140 IC1CON2 (Input Capture Control 2) 141 INTCON1 (Interrupt Control 2) 81 INTCON2 (Interrupt Control 3) 82 INTCON3 (Interrupt Control 4) 82 INTCON4 (Interrupt Control 4) 82 INTCON4 (Interrupt Control 4) 82 INTREG (Interrupt Control 4) 83 IOCONx (PWMx I/O Control) 167 LEBCONx (PWMx Leading-Edge 171 LEBDLYx (PWMx Leading-Edge 172 LFSR (Linear Feedback Shift) 95 MDC (PWMx Master Duty Cycle) 159 NVMADR (Nonvolatile Memory Lower Address) 63 NVMADRU (Nonvolatile Memory Upper Address) 64 NVMCON (Nonvolatile Memory Key) 64 NVMSRCADRH (NVM Source Data Address High) 65 OC1CON1 (Output Compare Control 1) 144 OC1CON2 (Output Compare Control 2) 146 OSCCON (Oscillator Control) 89 OSCTUN (FRC Oscillator Tuning) 93
IC1CON1 (Input Capture Control 1)140IC1CON2 (Input Capture Control 2)141INTCON1 (Interrupt Control 1)79INTCON2 (Interrupt Control 2)81INTCON3 (Interrupt Control 3)82INTCON4 (Interrupt Control 4)82INTREG (Interrupt Control and Status)83IOCONx (PWMx I/O Control)167LEBCONx (PWMx Leading-Edge171Blanking Control)171LEBDLYx (PWMx Leading-Edge172Blanking Delay)172LFSR (Linear Feedback Shift)95NDC (PWMx Master Duty Cycle)159NVMADR (Nonvolatile Memory Upper Address)64NVMCON (Nonvolatile Memory Key)64NVMSRCADRH (NVM Source Data65Address High)65NVMSRCADRL (NVM Source Data65Address Low)65OC1CON1 (Output Compare Control 1)144OC1CON2 (Output Compare Control 2)146OSCCON (Oscillator Control)89OSCTUN (FRC Oscillator Tuning)93PDCx (PWMx Generator Duty Cycle)162
IC1CON1 (Input Capture Control 1)140IC1CON2 (Input Capture Control 2)141INTCON1 (Interrupt Control 1)79INTCON2 (Interrupt Control 2)81INTCON3 (Interrupt Control 3)82INTCON4 (Interrupt Control 4)82INTREG (Interrupt Control and Status)83IOCONx (PWMx I/O Control)167LEBCONx (PWMx Leading-Edge171Blanking Control)171LEBDLYx (PWMx Leading-Edge172Blanking Delay)172LFSR (Linear Feedback Shift)95NDC (PWMx Master Duty Cycle)159NVMADR (Nonvolatile Memory Upper Address)64NVMCON (Nonvolatile Memory Key)64NVMSRCADRH (NVM Source Data65Address High)65NVMSRCADRL (NVM Source Data65Address Low)65OC1CON1 (Output Compare Control 1)144OC1CON2 (Output Compare Control 2)146OSCCON (Oscillator Control)89OSCTUN (FRC Oscillator Tuning)93PDCx (PWMx Generator Duty Cycle)162
IC1CON1 (Input Capture Control 1)140IC1CON2 (Input Capture Control 2)141INTCON1 (Interrupt Control 2)81INTCON2 (Interrupt Control 3)82INTCON3 (Interrupt Control 4)82INTCON4 (Interrupt Control 4)83IOCONx (PWMx I/O Control)167LEBCONx (PWMx Leading-Edge171Blanking Control)171LEBDLYx (PWMx Leading-Edge172LFSR (Linear Feedback Shift)95MDC (PWMx Master Duty Cycle)159NVMADR (Nonvolatile Memory Upper Address)64NVMCON (Nonvolatile Memory Key)64NVMSRCADRH (NVM Source Data65Address High)65NVMSRCADRL (NVM Source Data65Address Low)65OC1CON1 (Output Compare Control 1)144OC1CON2 (Output Compare Control 2)146OSCCON (Oscillator Control)89OSCTUN (FRC Oscillator Tuning)93PDCx (PWMx Generator Duty Cycle)162PGAxCAL (PGAx Calibration)234
IC1CON1 (Input Capture Control 1)140IC1CON2 (Input Capture Control 2)141INTCON1 (Interrupt Control 2)81INTCON2 (Interrupt Control 3)82INTCON3 (Interrupt Control 4)82INTREG (Interrupt Control 4)83IOCONx (PWMx I/O Control)167LEBCONx (PWMx Leading-Edge171Blanking Control)171LEBDLYx (PWMx Leading-Edge172Blanking Delay)172LFSR (Linear Feedback Shift)95MDC (PWMx Master Duty Cycle)159NVMADRU (Nonvolatile Memory Upper Address)64NVMCON (Nonvolatile Memory (NVM) Control)62NVMKEY (Nonvolatile Memory Key)64NVMSRCADRH (NVM Source Data65Address High)65NVMSRCADRL (NVM Source Data64Address Low)65OC1CON1 (Output Compare Control 1)144OC1CON2 (Output Compare Control 2)146OSCCON (Oscillator Control)89OSCTUN (FRC Oscillator Tuning)93PDCx (PWMx Generator Duty Cycle)162PGAxCAL (PGAx Calibration)233
IC1CON1 (Input Capture Control 1)140IC1CON2 (Input Capture Control 2)141INTCON1 (Interrupt Control 2)81INTCON2 (Interrupt Control 3)82INTCON3 (Interrupt Control 4)82INTREG (Interrupt Control 4)83IOCONx (PWMx I/O Control)167LEBCONx (PWMx Leading-Edge171Blanking Control)171LEBDLYx (PWMx Leading-Edge172Blanking Delay)172LFSR (Linear Feedback Shift)95MDC (PWMx Master Duty Cycle)159NVMADRU (Nonvolatile Memory Upper Address)64NVMCON (Nonvolatile Memory (NVM) Control)62NVMKEY (Nonvolatile Memory Key)64NVMSRCADRH (NVM Source Data65Address High)65NVMSRCADRL (NVM Source Data64Address Low)65OC1CON1 (Output Compare Control 1)144OC1CON2 (Output Compare Control 2)146OSCCON (Oscillator Control)89OSCTUN (FRC Oscillator Tuning)93PDCx (PWMx Generator Duty Cycle)162PGAxCAL (PGAx Calibration)233
IC1CON1 (Input Capture Control 1)140IC1CON2 (Input Capture Control 2)141INTCON1 (Interrupt Control 1)79INTCON2 (Interrupt Control 2)81INTCON3 (Interrupt Control 3)82INTCON4 (Interrupt Control 4)82INTREG (Interrupt Control and Status)83IOCONx (PWMx I/O Control)167LEBCONx (PWMx Leading-Edge171Blanking Control)171LEBDLYx (PWMx Leading-Edge172Blanking Delay)172LFSR (Linear Feedback Shift)95MDC (PWMx Master Duty Cycle)159NVMADR (Nonvolatile Memory Lower Address)63NVMADRU (Nonvolatile Memory (NVM) Control)62NVMKEY (Nonvolatile Memory Key)64NVMSRCADRH (NVM Source Data65Address High)65NVMSRCADRL (NVM Source Data65Address Low)65OC1CON1 (Output Compare Control 1)144OSCTUN (FRC Oscillator Control)89OSCTUN (FRC Oscillator Tuning)93PDCx (PWMx Generator Duty Cycle)162PGAxCAL (PGAx Calibration)233PHASEx (PWMx Primary Phase-Shift)163
IC1CON1 (Input Capture Control 1)140IC1CON2 (Input Capture Control 2)141INTCON1 (Interrupt Control 2)81INTCON2 (Interrupt Control 3)82INTCON3 (Interrupt Control 4)82INTREG (Interrupt Control 4)83IOCONx (PWMx I/O Control)167LEBCONx (PWMx Leading-Edge171Blanking Control)171LEBDLYx (PWMx Leading-Edge172Blanking Delay)172LFSR (Linear Feedback Shift)95MDC (PWMx Master Duty Cycle)159NVMADR (Nonvolatile Memory Lower Address)63NVMADRU (Nonvolatile Memory (NVM) Control)62NVMKEY (Nonvolatile Memory Key)64NVMSRCADRH (NVM Source Data65Address High)65NVMSRCADRL (NVM Source Data65Address Low)65OC1CON1 (Output Compare Control 1)144OC1CON2 (Output Compare Control 2)146OSCCUN (PGAx Calibration)233PHASEx (PWMx Primary Phase-Shift)163PLLFBD (PLL Feedback Divisor)92
IC1CON1 (Input Capture Control 1)140IC1CON2 (Input Capture Control 2)141INTCON1 (Interrupt Control 1)79INTCON2 (Interrupt Control 2)81INTCON3 (Interrupt Control 3)82INTCON4 (Interrupt Control 4)82INTREG (Interrupt Control and Status)83IOCONx (PWMx I/O Control)167LEBCONx (PWMx Leading-Edge171Blanking Control)171LEBDLYx (PWMx Leading-Edge172Blanking Delay)172LFSR (Linear Feedback Shift)95MDC (PWMx Master Duty Cycle)159NVMADR (Nonvolatile Memory Lower Address)63NVMADRU (Nonvolatile Memory (NVM) Control)62NVMKEY (Nonvolatile Memory Key)64NVMSRCADRH (NVM Source Data65Address High)65NVMSRCADRL (NVM Source Data65Address Low)65OC1CON1 (Output Compare Control 1)144OSCTUN (FRC Oscillator Control)89OSCTUN (FRC Oscillator Tuning)93PDCx (PWMx Generator Duty Cycle)162PGAxCAL (PGAx Calibration)233PHASEx (PWMx Primary Phase-Shift)163

PMD2 (Peripheral Module Disable Control 2) 101
PMD3 (Peripheral Module Disable Control 3) 101
PMD6 (Peripheral Module Disable Control 6) 102
PMD7 (Peripheral Module Disable Control 7) 103
PMD8 (Peripheral Module Disable Control 8) 103
PTCON (PWMx Time Base Control)
PTCON2 (PWMx Clock Divider Select 2)
PTPER (PWMx Primary Master
Time Base Period)
PWMCAPx (PWMx Primary
Time Base Capture) 174
PWMCONx (PWMx Control)
PWMKEY (PWMx Protection Lock/Unlock Key) 159
RCON (Reset Control)
RPINR0 (Peripheral Pin Select Input 0) 113
RPINR1 (Peripheral Pin Select Input 1) 113
RPINR11 (Peripheral Pin Select Input 11) 116
RPINR12 (Peripheral Pin Select Input 12) 117
RPINR13 (Peripheral Pin Select Input 13) 118
RPINR18 (Peripheral Pin Select Input 18) 119
RPINR2 (Peripheral Pin Select Input 2) 114
RPINR20 (Peripheral Pin Select Input 20) 120
RPINR21 (Peripheral Pin Select Input 21) 121
RPINR3 (Peripheral Pin Select Input 3)
RPINR37 (Peripheral Pin Select Input 37) 121
RPINR38 (Peripheral Pin Select Input 38)
RPINR42 (Peripheral Pin Select Input 42)
RPINR43 (Peripheral Pin Select Input 43) 124
RPINR7 (Peripheral Pin Select Input 7) 116
RPOR0 (Peripheral Pin Select Output 0) 125
RPOR1 (Peripheral Pin Select Output 1) 125
RPOR10 (Peripheral Pin Select Output 10) 130
RPOR2 (Peripheral Pin Select Output 2) 126
RPOR3 (Peripheral Pin Select Output 3) 126
RPOR3 (Peripheral Pin Select Output 3) 126 RPOR4 (Peripheral Pin Select Output 4) 127
RPOR4 (Peripheral Pin Select Output 4) 127
RPOR4 (Peripheral Pin Select Output 4) 127 RPOR5 (Peripheral Pin Select Output 5) 127
RPOR4 (Peripheral Pin Select Output 4)

Resets	67
Brown-out Reset (BOR)	67
Configuration Mismatch Reset (CM)	67
Illegal Condition Reset (IOPUWR)	67
Illegal Opcode	67
Security	67
Uninitialized W Register	67
Master Clear (MCLR) Pin Reset	67
Power-on Reset (POR)	67
RESET Instruction (SWR)	67
Resources	68
Trap Conflict Reset (TRAPR)	67
Watchdog Timer Time-out Reset (WDTO)	67
Revision History	323

S

Serial Peripheral Interface (SPI)	175
Serial Peripheral Interface. See SPI.	
Software Simulator (MPLAB X SIM)	259
Special Features of the CPU	235
SPI	
Control Registers	177
Helpful Tips	176
Resources	176

Т

Thermal Operating Conditions	262
Thermal Packaging Characteristics	262
Third-Party Development Tools	
Timer1	
Control Register	133
Resources	132
Timer2/3	135
Control Registers	137
Resources	135
Timing Diagrams	
BOR and Master Clear Reset Characteristics	277
External Clock	274
High-Speed PWMx Fault Characteristics	283
High-Speed PWMx Module Characteristics	283
I/O Characteristics	277
I2C1 Bus Data (Master Mode)	296
I2C1 Bus Data (Slave Mode)	298
I2C1 Bus Start/Stop Bits (Master Mode)	296
I2C1 Bus Start/Stop Bits (Slave Mode)	298

Input Conture 1 (IC1) Characteristics	201
Input Capture 1 (IC1) Characteristics OC1/PWMx Characteristics	
Output Compare 1 (OC1) Characteristics	282
SPI1 Master Mode (Full-Duplex, CKE = 0,	
CKP = x, SMP = 1)	287
SPI1 Master Mode (Full-Duplex, CKE = 1,	
CKP = x, SMP = 1)	286
SPI1 Master Mode (Half-Duplex,	
Transmit Only, CKE = 0)	284
SPI1 Master Mode (Half-Duplex,	
Transmit Only, CKE = 1)	285
SPI1 Slave Mode (Full-Duplex, CKE = 0,	
CKP = 0, SMP = 0)	294
SPI1 Slave Mode (Full-Duplex, CKE = 0,	
CKP = 1, SMP = 0)	292
SPI1 Slave Mode (Full-Duplex, CKE = 1,	
CKP = 0, SMP = 0)	288
SPI1 Slave Mode (Full-Duplex, CKE = 1,	
CKP = 1, SMP = 0)	290
Timer1-Timer3 External Clock Characteristics	
UART1 I/O Characteristics	
	500

U

-	
Universal Asynchronous Receiver	
Transmitter (UART)	191
Control Registers	193
Helpful Tips	192
Resources	192
Universal Asynchronous Receiver Transmitter. See UA	NRT.
V	

V

Voltage Regulator (On-Chip)	242
W	
Watchdog Timer (WDT)	235, 243
Programming Considerations	243
WWW Address	330

WWW, On-Line Support 6

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Program Memory Product Group Pin Count Tape and Reel Fi Temperature Ran Package		Examples: dsPIC33EP32GS202-I/SS: dsPIC33, Enhanced Performance, 32-Kbyte Program Memory, SMPS, 28-Pin, Industrial Temperature, SSOP Package.
Architecture:	33 = 16-Bit Digital Signal Controller	
Flash Memory Family:	EP = Enhanced Performance	
Product Group:	GS = SMPS Family	
Pin Count:	02 = 28-pin	
Temperature Range:	I = -40° C to $+85^{\circ}$ C (Industrial) E = -40° C to $+125^{\circ}$ C (Extended)	
Package:	MM = Plastic Quad, No Lead Package – (28-pin) 6x6 mm body (QFN-S) M6 = Plastic Quad Flat, No Lead Package – (28-pin) 4x4x0.6 mm body (UQFN) MX = Plastic Quad Flat, No Lead Package – (28-pin) 6x6x0.5 mm body (UQFN) S0 = Plastic Small Outline, Wide – (28-pin) 7.50 mil body (SOIC) SS = Plastic Shrink Small Outline – (28-pin) 5.30 mm body (SSOP)	

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63277-366-1

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256 ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

dsPIC33EP32GS202T-I/SSdsPIC33EP32GS202T-I/SOdsPIC33EP16GS202T-E/M6dsPIC33EP16GS202-E/MMdsPIC33EP32GS202-E/M6dsPIC33EP32GS505T-E/PTdsPIC33EP32GS505-I/PTdsPIC33EP32GS202-E/MMdsPIC33EP32GS202-E/SOdsPIC33EP32GS202-E/SSdsPIC33EP16GS202-E/M6dsPIC33EP16GS202T-E/MXdsPIC33EP16GS202-I/MXdsPIC33EP16GS202T-I/MXdsPIC33EP16GS202T-E/MXdsPIC33EP16GS202T-E/MX