Application Note 134



KS8721BL / KS8721CL / KS8001L Design Guide for Interchangeability

Introduction

This application note highlights the differences between the KS8721BL, KS8721CL and the KS8001L single-port 10BASE-T/100BASE-TX/100BASE-FX PHYs. It serves also as an aid to transition those designs using either the KS8721BL or KS8721CL to a new design using the KS8001L. Descriptions of pin and register differences between the three devices are provided. Pin tables show the hardware migration from an existing KS8721BL or KS8721CL design to a new KS8001L design.

The KS8721BL is Micrel's fourth generation of Fast Ethernet single-port PHY. The KS8721CL is derived directly from the KS8721BL and changes the LED output pins to support separate LINK and ACTIVITY LEDs. The KS8001L is Micrel's fifth generation of Fast Ethernet single-port PHY and adds advanced features such as LinkMD cable diagnostics, reduced pin count serial interfaces to MAC/switch and programmable LED modes. The KS8001L is not drop-in compatible with the KS8721BL/KS8721CL. Contact your local Micrel FAE for details.

MII / RMII / SMII Pins

The MII and RMII pin outs are the same for all three devices. SMII is supported only by the KS8001L. Table 1 below shows how the additional SMII mode select, data and control pins are mapped to some of the MII and RMII pins. Refer to the respective datasheets for more information.

KS8721BL / KS8721CL			KS8001L			
Pin No.	Signal	Pin No.	Signal	Pin Description		
6	RXD0 / RXD[0]	6	RXD0 / RXD[0] / RX	MII Mode: Receive Data Output[0] / RMII Mode: Receive Data Output[0] / SMII Mode: Receive Data and Control		
10	RXC	10	RXC / SMII_SELECT	MII Mode: Receive Clock Output Operating at: 25 MHz = 100 Mbps 2.5 MHz = 10 Mbps SMII Mode: Select pin. An external pull-up on this pin enables SMII mode during reset		
15	TXC / REFCLK	15	TXC / REFCLK / CLOCK	MII Mode: Transmit Clock Output / RMII Mode: 50 MHz Reference Clock Input / SMII Mode: 125 MHz Synchronization Clock Input		
17	TXD0 / TXD[0]	17	TXD0 / TXD[0] / TX	MII Mode: Transmit Data Input[0] / RMII Mode: Transmit Data Input[0] / SMII Mode: Transmit Data and Control		
18	TXD1 / TXD[1]	18	TXD1 / TXD[1] / SYNC	MII Mode: Transmit Data Input[1] / RMII Mode: Transmit Data Input[1] / SMII Mode: SYNC		

Table 1: SMII Pin Mapping to MII/RMII Pins



LED Output Pins

The KS8001L features software programmable LED outputs, enabling flexible link status reporting. LED mode 0 (default) of the KS8001L corresponds to the LED behavior on the KS8721BL. LED mode 1 of the KS8001L splits LINK and ACTIVITY into separate pins (26 and 29), corresponding to the LED behavior on the KS8721CL. Table 2 below lists the LED pin definitions for the KS8721BL, KS8721CL and KS8001L.

Pin No.	Signal	ĸ	(S8721	BL		KS872 [,]	1CL		KS800	1L
26	LED0	Link/Activity Active Low	LED Out	tput	Link LED C Active Low			Programmable Active Low	LED Out	out 0
								Pin LED0 is als register 1eh.	so progran	nmable via
		Link/Act	Pin State	LED Definition	Link	Pin State	LED Definition	LED mode =	= 00 (defa	ult)
		No Link	Н	Off	No Link	Н	Off	Link/Act	Pin State	LED Definition
		Link	L	On	Link	L	On	No Link	н	Off
		Activity	-	Toggle				Link	L	On
								Activity	-	Toggle
								LED mode =	= 01	
								Link	Pin State	LED Definition
								No Link	н	Off
								Link	L	On
								LED mode =	= 10	
								10Mbps Link	Pin State	LED Definition
								No Link	Н	Off
								Link	L	On



Pin No.	Signal	KS8721BL				KS872 [/]	ICL			KS800 [,]	1L	
27	LED1	Speed LED Output Active Low			Speed LED Output Active Low				Programmable LED Output 1 Active Low			
								F re	Pin LED1 is also egister 1eh.	o progran	nmable via	
		Speed	Pin	LED	Speed	Pin	LED Definition		LED mode =	00 (defa	ult)	
		10BT	State H	Definition Off	10BT	State H	Definition Off		Speed	Pin State	LED Definition	
		100BT	L	On	100BT	L	On		10BT	Н	Off	
				J					100BT	L	On	
									LED mode =	01		
									Speed	Pin State	LED Definition	
									10BT	Н	Off	
									100BT	L	On	
									LED mode =	10		
									100Mbps Link	Pin State	LED Definition	
									No Link	Н	Off	
									Link	L	On	
28	LED2	Full Duplex Active Low	LED Out	tput	Full Duple: Active Low	ull Duplex LED Output ctive Low			Programmable I Active Low Pin LED2 is also egister 1eh.			
		Dumlau	Pin	LED	Dumlau	Pin	LED		LED mode =	00 (defa	ult)	
		Duplex Half	State H	Definition Off	Duplex Half	State H	Definition Off		Duplex	Pin State	LED Definition	
		Full	L	On	Full	L	On	Ī	Half	Н	Off	
									Full	L	On	
									LED mode =	01		
									Full Duplex/Col	Pin State	LED Definition	
									Half	Н	Off	
								[Full	L	On	
								[Collision	-	Toggle	
									LED mode =	10		
									Duplex	Pin State	LED Definition	
								[Half	Н	Off	
								[Full	L	On	



Pin No.	Signal	K	KS8721BL			KS8721CL			KS8001L			
29	LED3	Collision LED Output Active Low			Activity LED Output Active Low			Programmable LED Output 3 Active Low				
								Pin LE registe		o progran	nmable via	
		Collision	Pin State	LED Definition	Activity	Pin State	LED Definition	LED mode = 00 (default)		ult)		
		No Collision	H	Off	Activity	-	Toggle	Colli	sion	Pin State	LED Definition	
		Collision	L	On				No C	collision	н	Off	
								Collis	sion	L	On	
								LED mo		LED mode = 01		
								Activ	vity	Pin State	LED Definition	
								Activ	ity	-	Toggle	
								LED	mode =	10		
								Activ	vity	Pin State	LED Definition	
								Activ	ity	-	Toggle	

Power and Ground

The KS8721BL, KS8721CL and KS8001L require only a single 3.3V supply. The device's internal regulator circuit produces the necessary core voltages. Core voltage levels are 2.5V and 1.8V for KS8721BL/KS8721CL and KS8001L, respectively. The difference in supply voltage to VDDRCV (pin 38) between the KS8721BL/KS8721CL and KS8001L prevent drop-in replacement with the KS8001L in an existing KS8721BL/KS8721CL design. However, with the resistor options to select the supply source for VDDRCV, as shown in Figure 1 on the following page, all three devices can be layout on a single PCB design. Table 3 below lists the power and ground pins for the KS8721BL/KS8721CL and KS8001L.

Pin No.	KS8721BL / KS8721CL	Pin No.	KS8001L
7, 24	V3.3_VCC	7, 24	V3.3_VCC
		38	V3.3A
31, 38, 42	V2.5A	31	V1.8A
13	V2.5C	13	V1.8C
47	V2.5PLL	47	V1.8PLL
8, 12, 23, 35, 36, 39, 43, 44	Ground	8, 12, 23, 35, 36, 39, 44	Ground
		42, 43	NC*

Table 3:	Pin Definition	for Power &	Ground
----------	-----------------------	-------------	--------

* Pins 42 and 43 can be safely connected to power (2.5V) and ground, respectively. In the KS8001L, these pins are not bonded to the die, and reserved for future use.






Figure 1: Single PCB Layout for KS8721BL/KS8721CL and KS8001L


Device Type	Install	Do Not Install	Change
KS8721BL / KS8721CL	R2	R1	-
KS8001L	R1	R2, C2	C1 to 1uF

Transformer Center-Tap Pins and Differential Pair Terminations

The KS8721BL/KS8721CL and KS8001L require the transformer center-tap pins and the transmit/receive differential pair terminations to be pulled up to the transceiver supply level. The difference in transceiver supply level between the KS8721BL/KS8721CL and KS8001L requires resistor options to select the appropriate supply for the pull-ups if a single PCB layout design is used to support all three devices. Figure 2 on the following page shows the resistor options to select between V2.5A and V3.3A for the pull-ups for the KS8721BL/KS8721CL and KS8001L, respectively.







Device Type	Install	Do Not Install		
KS8721BL / KS8721CL	R4, R6	R3, R5		
KS8001L	R3, R5	R4, R6		

Register Map

The KS8001L register set is a superset of the KS8721BL/KS8721CL register set with new registers added in unused portions of the KS8721BL/KS8721CL register map. The additional registers are used to support new features, such as LinkMD cable diagnostics and programmable LED modes. Also, the PHY model and revision numbers have been updated in PHY register 03h. Querying register 03h allows software to determine which one of the three PHY devices is installed. Refer to KS8721BL, KS8721CL and KS8001L datasheets for additional information. The KS8001L's additional registers are listed in Table 4 below.



Address	Name	Description	Mode	Default
1d.15	Cable diagnostic test enable	 0 = it indicates the cable diagnostic test is completed and the status information is valid for read. 1 = the cable diagnostic test is activated. This bit is self-cleared. 	RW SC	0
1d.14:13	Cable diagnostic test result	[00] = normal condition [01] = open condition has been detected in cable [10] = short condition has been detected in cable [11] = cable diagnostic test is failed	RO	0
1d.12:9	Reserved			
1d.8:0	Cable fault counter	Distance to fault, approximately 0.75m*cabfaultcnt value	RO	0
Register 1e	eh – PHY Contro	İ	•	
Address	Name	Description	Mode	Default
1e:15:14	LED mode	<pre>[00] = LED3 <- collision LED2 <- full duplex LED1 <- speed LED0 <- link/activity [01] = LED3 <- activity LED2 <- full duplex/collision LED1 <- speed LED0 <- link [10] = LED3 <- activity LED2 <- full duplex LED1 <- 100Mbps link LED0 <- 10Mbps link [11] = reserved</pre>	RW	0
1e.13	Polarity	0 = Polarity is not reversed 1 = Polarity is reversed	RO	
1e.12	Far end fault detect	0 = Far end fault detected 1 = Far end fault not detected	RO	
1e.11	MDIX/MDI state	0 = MDIX 1 = MDI	RO	
1e:10:8	Reserved			
1e:7	Remote loopback	0: normal mode 1: remote (analog) loop back is enable	RW	0
1e:6:0	Reserved			

Table 4: KS8001L Register Additions



MICREL, Inc. 1849 Fortune Drive, San Jose, CA 95131 USA TEL 1 (408) 944-0800 FAX 1 (408) 944-0970 WEB <u>HTTP://WWW.MICREL.COM</u>

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.

© 2006 Micrel Incorporated