

Freescale Semiconductor Errata

Document Number: MPC755CE Rev. 2.1, 02/2006

# Chip Errata for the MPC755

This document details all known silicon errata for the MPC755 and MPC745. The MPC755 and MPC745 are reduced instruction set computing (RISC) microprocessors that implement the PowerPC<sup>TM</sup> instruction set architecture. Table 1 provides a revision history for this chip errata document.

Rev. Number	Date	Substantive Change(s)
2.1	02/22/2006	Updated to Freescale template.
2		Added Errors 6 and 7.
0–1		Earlier releases of document.

#### **Table 1. Document Revision History**

Table 2 describes the devices to which the errata in this document apply and provides a cross-reference to match the revision code in the processor version register to the revision level marked on the part.

Table 2	Revision	Level to	Part	Marking	<b>Cross-Reference</b>
---------	----------	----------	------	---------	------------------------

MPC755 Revision	Part Marking	Processor Version Register
1.0		0008 3100
1.1		0008 3101
2.0	В	0008 3200
2.1	С	0008 3201
2.2–2.7	D	0008 3202
2.8	E	0008 3203

© Freescale Semiconductor, Inc., 2002, 2004, 2006. All rights reserved.





Table 3 summarizes all known errata and lists the corresponding silicon revision level to which it applies. A 'Y' entry indicates the erratum applies to a particular revision level, while a '—' entry means it does not apply.

Errata	Name	<b>Brainstad Solution</b>	Silicon Rev.		
LITALA	Name	Projected Solution	1.0	1.1	2.x
1	VOLTDET in 360 BGA package connected to VDD	Fixed in MPC755 Rev. 2.0	Y	Y	_
2	L2ZZ pin incorrectly active low	Fixed in MPC755 Rev. 1.1	Y		
3	System bus inoperable in PLL bypass mode	Fixed in MPC755 Rev. 2.0	Y	Y	_
4	Additional BAT registers non-functional	Fixed in MPC755 Rev. 2.0	Y	Y	_
5	L2ZZ pin always low	Fixed in MPC755 Rev. 2.0		Y	_
6	L2 address parity does not work	Under review	Y	Y	Y
7	Single-beat, cache-inhibited stores discarded in L2 test mode	Under review	Y	Y	Y

#### Table 3. Summary of Silicon Errata and Applicable Revision



## VOLTDET in 360 BGA package connected to V<sub>DD</sub>

#### **Overview:**

1

The VOLTDET signal is connected to  $V_{DD}$  rather than  $L2OV_{DD}$  in the 360 BGA package.

#### **Detailed Description:**

The VOLTDET signal of the MPC755 (360 BGA) is intended to indicate the voltage level present at the L2 cache interface as a reference for SRAM I/O. In affected devices, however, this signal is internally connected to  $V_{DD}$  rather than L2OV<sub>DD</sub>.

#### **Projected Impact:**

This signal cannot be used to set the voltage reference for SRAM I/O (if required).

#### Work Arounds:

An alternative reference may be used.

#### **Projected Solution:**



# L2ZZ pin incorrectly active low

#### **Overview:**

2

The L2ZZ pin in PB2 mode is incorrectly made an active low signal.

#### **Detailed Description:**

The L2ZZ pin should be an active high output used to enable low-power mode for L2 memory devices supporting this feature. In affected devices, however, this signal is erroneously an active low output.

#### **Projected Impact:**

Cannot use this feature to put the SRAMs into a power-saving mode.

#### Work Around:

Do not use low-power mode feature of SRAM.

#### **Projected Solution:**



# System bus inoperable in PLL bypass mode

#### **Overview:**

3

In PLL bypass mode, the system bus may be inoperable.

#### **Detailed Description:**

In PLL-bypass mode, incorrect data may be captured from 60x bus interface, causing processor hangs and data corruption.

#### **Projected Impact:**

Cannot operate in PLL bypass mode.

#### Work Arounds:

None

#### **Projected Solution:**



# Additional BAT registers non-functional

#### **Overview:**

4

Hits in the added BAT registers may not disable TLB interactions.

#### **Detailed Description:**

During address translation, BAT registers are checked first. If an effective address hits in a BAT, the TLB should be ignored. In affected devices, however, an effective address that hits in one of the additional BAT registers will still propagate to the TLB, causing incorrect device behavior.

#### **Projected Impact:**

Additional BAT registers cannot be used.

#### Work Arounds:

Use the standard 4 IBAT and 4 DBAT registers only.

#### **Projected Solution:**



## 5 L2ZZ pin always low

#### **Overview:**

The L2ZZ pin is internally tied low.

#### **Detailed Description:**

The L2ZZ pin should be an active high output used to enable low-power mode for L2 memory devices supporting this feature. In affected devices, however, this signal is erroneously tied low.

#### **Projected Impact:**

PB2: Cannot use this feature to put the SRAMs into a low-power mode during sleep.

PB3: Cannot use as ADS pin for this type of SRAM.

#### Work Arounds:

None

#### **Projected Solution:**



# 6 L2 address parity does not work

#### **Overview:**

L2 address parity generation does not work correctly.

#### **Detailed Description:**

Incorrect parity may be generated when writing a cache line to the L2 cache. Because the correct algorithm is used when checking parity for a read, a parity error occurs when the cache line is subsequently read.

#### **Projected Impact:**

L2 address parity cannot be used.

#### Work Arounds:

None

#### **Projected Solution:**

Under review



# Single-beat, cache-inhibited stores discarded in L2 test mode

#### **Overview:**

7

Single-beat, cache-inhibited stores are discarded when L2CR[L2TS] is set.

#### **Detailed Description:**

Single-beat, cache-inhibited stores are discarded and do not propagate to the system bus when L2 test support mode is enabled.

#### **Projected Impact:**

Systems requiring the ability to perform single-beat cache-inhibited stores while in L2 test mode may experience memory corruption or system hangs.

#### Work Around:

1. Use private memory mode to test the L2 cache.

or

2. Configure cache-inhibited space as write-through (WIMG = 11xx) if transactions must propagate to system bus while in L2 test support mode. These settings are not defined in the architecture but are useful to overcome this erratum.

#### **Projected Solution:**

Under review



#### THIS PAGE INTENTIONALLY LEFT BLANK



#### THIS PAGE INTENTIONALLY LEFT BLANK

#### How to Reach Us:

Home Page: www.freescale.com

email: support@freescale.com

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 1-800-521-6274 480-768-2130 support@freescale.com

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064, Japan 0120 191014 +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate, Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com

Document Number: MPC755CE Rev. 2.1 02/2006 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2002, 2004, 2006.

