

### **Freescale Semiconductor**

Data Sheet: Advance Information

Document Number: MPC5676R Rev. 4, 16 Feb 2016



# **MPC5676R**



TEPBGA-416 27 mm x 27 mm



TEPBGA-516 27mm x 27mm

# MPC5676R Microcontroller Data Sheet

On-chip modules available within the family include the following features:

- Two identical dual issue, 32-bit CPU core complexes (e200z7), each with
  - Power Architecture embedded specification compliance
  - Instruction set enhancement allowing variable length encoding (VLE), optional encoding of mixed 16-bit and 32-bit instructions, for code size footprint reduction
  - Signal processing extension (SPE) instruction support for digital signal processing (DSP)
  - Single-precision floating point operations (FPU)
  - 16 KB I-Cache and 16 KB D-Cache
  - Hardware cache coherency between cores
- 16 Hardware semaphores
- 3 channel CRC module
- · 6MB on-chip flash
  - Supports read during program and erase operations, and multiple blocks allowing EEPROM emulation
- 384KB on-chip general-purpose SRAM including 48KB of standby RAM
- Two multi-channel direct memory access controllers (eDMA)
  - 64 channels per eDMA
- Dual core Interrupt controller (INTC)
- Phase-locked loop with FM modulation (FMPLL)
- Crossbar switch architecture for concurrent access to peripherals, flash, or RAM from multiple bus masters
- External Bus Interface (EBI) for calibration and application development
- System integration unit (SIU) with error correction status module (ECSM)
- Four protected port output pins (PPO)
- Boot assist module (BAM) supports serial bootload via CAN or SCI
- Three second-generation enhanced time processor units (eTPU2)

- Up to 96 eTPU2 channels (32 channels per eTPU2)
- total of 36 KB code RAM
- total of 9 KB parameter RAM
- Enhanced modular input output system supporting 32 unified channels (eMIOS) with each channel capable of single action, double action, pulse width modulation (PWM) and modulus counter operation
- Two enhanced queued analog-to-digital converter (eQADC) modules with
  - two separate analog converters per eQADC module
  - support for a total of 64 analog input pins, expandable to
     176 inputs with off-chip multiplexers
  - one absolute reference ADC channel
  - interface to twelve hardware decimation filters
  - enhanced 'Tap' command to route any conversion to two separate decimation filters
  - Temperature sensor
- Five deserial serial peripheral interface (DSPI) modules
- Three enhanced serial communication interface (eSCI) modules
- Four controller area network (FlexCAN) modules
- Dual-channel FlexRay controller
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 standard, with some support for 2010 standard.
- Device and board test support per Joint Test Action Group (JTAG) (IEEE 1149.1)
- On-chip voltage regulator controller regulates supply voltage down to 1.2 V for core logic
- · Self Test capability

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

© Freescale Semiconductor, Inc., 2016. All rights reserved.





# **Table of Contents**


1	Orde	ring Information3			4.7.2 I/O Pad V <sub>DD33</sub> Current Specifications	24
	1.1	Orderable Parts3			4.7.3 LVDS Pad Specifications	
2	MPC	5676R Blocks		4.8	Oscillator and FMPLL Electrical Characteristics	27
	2.1	Block Diagram4		4.9	eQADC Electrical Characteristics	29
3	Pin A	ssignments6		4.10	C90 Flash Memory Electrical Characteristics	31
	3.1	416-ball TEPBGA Pin Assignments 6		4.11	AC Specifications	32
	3.2	516-ball TEPBGA Pin Assignments			4.11.1 Clocking Modes	32
	3.3	Pin Muxing and Reset States			4.11.2 Pad AC Specifications	33
4	Elect	rical Characteristics8		4.12	AC Timing	34
	4.1	Maximum Ratings			4.12.1 Generic Timing Diagrams	34
	4.2	Thermal Characteristics			4.12.2 Reset and Configuration Pin Timing	35
		4.2.1 General Notes for Specifications at			4.12.3 IEEE 1149.1 Interface Timing	36
		Maximum Junction Temperature			4.12.4 Nexus Timing	39
	4.3	EMI (Electromagnetic Interference) Characteristics12			4.12.5 External Bus Interface (EBI) Timing	41
	4.4	ESD Characteristics			4.12.6 External Interrupt Timing (IRQ Pin)	
	4.5	PMC/POR/LVI Electrical Specifications			4.12.7 eTPU Timing	46
		4.5.1 Regulator Example			4.12.8 eMIOS Timing	47
	4.6	Power Up/Down Sequencing			4.12.9 DSPI Timing	48
		4.6.1 Power-Up19	5	Packa	ge Information	54
		4.6.2 Power-Down		5.1	416-Pin Package	54
		4.6.3 Power Sequencing and POR Dependent		5.2	516-Pin Package	56
		on V <sub>DDA</sub> 20			ct Documentation	
	4.7	DC Electrical Specifications	App	endix	ASignal Properties and Muxing	59
		4.7.1 I/O Pad Current Specifications	App	endix	BRevision History	09



# 1 Ordering Information

#### 1.1 Orderable Parts

Figure 1 and Table 1describe and list the orderable part numbers for the MPC5676R.



Temperature Range M = -40 °C to 125 °C

Package Identifier VU = 416 TEPBGA

Operating Frequency 1 = 2 x 180 MHz R =

Tape and Reel Status

R = Tape and reel (blank) = Trays

Pb-Free VY = 516 TEPBGA

Pb-Free

**Qualification Status** 

P = Pre qualification

Note: Not all options are available on all devices. Refer to Table 1.

M = Fully spec. qualified, general market flow S = Fully spec. qualified, automotive flow

Figure 1. MPC5676R Orderable Part Number Description

**Table 1. Orderable Part Numbers** 

NXP Part Number <sup>1</sup>	Package Description	Speed	Speed (MHz) <sup>2</sup>		emperature <sup>3</sup>
NAF Fait Number	r ackage bescription	Nominal	Nominal Max <sup>4</sup> (f <sub>MAX</sub> )	Min (T <sub>L</sub> )	Max (T <sub>H</sub> )
SPC5676RDK2MVU1R	MPC5676R 416 package Lead-free (Pb-free)	180	184	−40 °C	125 °C
SPC5676RDK2MVY1R	MPC5676R 516 package Lead-free (Pb-free)	180	184	−40 °C	125 °C

All packaged devices are PPC5676R, rather than MPC5676R or SPC5676R, until product qualifications are complete. The unpackaged device prefix is PCC, rather than SCC, until product qualification is complete. Not all configurations are available in the PPC parts.

 $<sup>^{2}\,</sup>$  For the operating mode frequency of various blocks on the device, see Table 28.

<sup>&</sup>lt;sup>3</sup> The lowest ambient operating temperature is referenced by T<sub>L</sub>; the highest ambient operating temperature is referenced by T<sub>H</sub>.


Speed is the nominal maximum frequency. Max speed is the maximum speed allowed including frequency modulation (FM). 180 MHz parts allow for 180 MHz system clock + 2% FM.



### 2 MPC5676R Blocks

### 2.1 Block Diagram

The following figure shows a top-level block diagram of the MPC5676R. The purpose of the block diagram is to show the general interconnection of functional modules through the crossbar switch and from the Dual Interrupt Controller, and provide an indication of the modules that connect to external pins. For clarity, the following modules are omitted from the diagram: PMU, SWT, STM, PIT, ECSM, DTS, and CRC.






Figure 2. MPC5676R Block Diagram



# 3 Pin Assignments

### 3.1 416-ball TEPBGA Pin Assignments

Figure 3 shows the 416-ball TEPBGA pin assignments.

#### CAUTION

This ball map is preliminary and subject to change. Do not use it for board design.




Figure 3. MPC5676R 416-ball TEPBGA (full diagram)

MPC5676R Microcontroller Data Sheet, Rev. 4



#### **Pin Assignments**

### 3.2 516-ball TEPBGA Pin Assignments

Figure 4 shows the 516-ball TEPBGA pin assignments.




Figure 4. MPC5676R 516-ball TEPBGA (full diagram)

MPC5676R Microcontroller Data Sheet, Rev. 4



### 3.3 Pin Muxing and Reset States

See Appendix A, Signal Properties and Muxing, for a listing and description of the pin functions and properties.

# 4 Electrical Characteristics

This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MPC5676R.

The electrical specifications are preliminary and are from previous designs, design simulations, or initial evaluation. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle, however for production silicon these specifications will be met. Finalized specifications will be published after complete characterization and device qualifications have been completed.

### 4.1 Maximum Ratings

Table 2. Absolute Maximum Ratings<sup>1</sup>

Spec	Characteristic	Symbol	Min	Max <sup>2</sup>	Unit
1	1.2 V Core Supply Voltage <sup>3</sup>	V <sub>DD</sub>	-0.3	1.65 <sup>4</sup>	V
2	SRAM Standby Voltage	V <sub>STBY</sub>	-0.3	5.5 <sup>5,6</sup>	V
3	Clock Synthesizer Voltage	V <sub>DDSYN</sub>	-0.3	4.5 <sup>6,7</sup>	V
4	I/O Supply Voltage (I/O buffers and predrivers)	V <sub>DD33</sub>	-0.3	4.5 <sup>6,7</sup>	V
5	Analog Supply Voltage (reference to V <sub>SSA</sub> <sup>8</sup> )	V <sub>DDA</sub> 9	-0.3	5.5 <sup>5,6</sup>	V
6	I/O Supply Voltage (fast I/O pads)	V <sub>DDE</sub>	-0.3	4.5 <sup>6</sup>	V
7	I/O Supply Voltage (medium I/O pads)	V <sub>DDEH</sub>	-0.3	5.5 <sup>5,6</sup>	V
8	Voltage Regulator Input Supply Voltage	V <sub>DDREG</sub>	-0.3	5.5 <sup>5,6</sup>	V
9	Analog Reference High Voltage (reference to V <sub>RL</sub> <sup>10</sup> )	V <sub>RH</sub> <sup>11</sup>	-0.3	5.5 <sup>5,6</sup>	V
10	V <sub>SS</sub> to V <sub>SSA</sub> <sup>8</sup> Differential Voltage	V <sub>SS</sub> - V <sub>SSA</sub>	-0.1	0.1	V
11	V <sub>REF</sub> Differential Voltage	V <sub>RH</sub> – V <sub>RL</sub>	-0.3	5.5 <sup>5,6</sup>	V
12	V <sub>RL</sub> to V <sub>SSA</sub> Differential Voltage	V <sub>RL</sub> – V <sub>SSA</sub>	-0.3	0.3	V
13	V <sub>DD33</sub> to V <sub>DDSYN</sub> Differential Voltage	V <sub>DD33</sub> – V <sub>DDSYN</sub>	-0.1	0.1	V
14	V <sub>SSSYN</sub> to V <sub>SS</sub> Differential Voltage	V <sub>SSSYN</sub> – V <sub>SS</sub>	-0.1	0.1	V
15	Maximum Digital Input Current <sup>12</sup> (per pin, applies to all digital pins)	I <sub>MAXD</sub>	-3 <sup>13</sup>	3 <sup>13</sup>	mA
16	Maximum Analog Input Current <sup>14</sup> (per pin, applies to all analog pins)	I <sub>MAXA</sub>	-3 <sup>9,13</sup>	3 <sup>9,13</sup>	mA



### Table 2. Absolute Maximum Ratings<sup>1</sup> (continued)

Spec	Characteristic	Symbol	Min	Max <sup>2</sup>	Unit
17	Maximum Operating Temperature Range <sup>15</sup> – Die Junction Temperature	TJ	-40.0	150.0	°C
18	Storage Temperature Range	T <sub>stg</sub>	-55.0	150.0	°C
19	Maximum Solder Temperature <sup>16</sup> Pb-free package SnPb package	T <sub>sdr</sub>	_ _	260.0 245.0	°C
20	Moisture Sensitivity Level <sup>17</sup>	MSL	_	3	_

Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.

#### 4.2 Thermal Characteristics

#### Table 3. Thermal Characteristics, 416-pin TEPBGA Package<sup>1</sup>

Characteristic	Symbol	Value	Unit
Junction to Ambient <sup>2,3</sup> Natural Convection (Single layer board)	$R_{\theta JA}$	24	°C/W
Junction to Ambient <sup>2,4</sup> Natural Convection (Four layer board 2s2p)	$R_{\theta JA}$	16	°C/W
Junction to Ambient (@200 ft./min., Single layer board)	$R_{\theta JMA}$	18	°C/W

Absolute maximum voltages are currently maximum burn-in voltages. Absolute maximum specifications for device stress have not yet been determined.

<sup>&</sup>lt;sup>3</sup> 1.2 V ±10% for proper operation. This parameter is specified at a maximum junction temperature of 150 °C.

<sup>&</sup>lt;sup>4</sup> 2.0 V for 10 hours cumulative time, 1.2 V +10% for time remaining.

<sup>&</sup>lt;sup>5</sup> 6.4 V for 10 hours cumulative time, 5.0 V +10% for time remaining.

<sup>&</sup>lt;sup>6</sup> Voltage overshoots during a high-to-low or low-to-high transition must not exceed 10 seconds per instance.

<sup>&</sup>lt;sup>7</sup> 4.5 V for 10 hours cumulative time, 3.3 V +10% for time remaining.

<sup>&</sup>lt;sup>8</sup> MPC5676R has two analog power supply pins on the pinout: VDDA\_A and VDDA\_B.

<sup>&</sup>lt;sup>9</sup> MPC5676R has two analog ground supply pins on the pinout: VSSA\_A and VSSA\_B.

 $<sup>^{10}</sup>$  MPC5676R has two analog low reference voltage pins on the pinout: VRL\_A and VRL\_B.

<sup>&</sup>lt;sup>11</sup> MPC5676R has two analog high reference voltage pins on the pinout: VRH\_A and VRH\_B.

<sup>&</sup>lt;sup>12</sup> Total injection current for all pins must not exceed 25 mA at maximum operating voltage.

<sup>&</sup>lt;sup>13</sup> Injection current of ±5 mA allowed for limited duration for analog (ADC) pads and digital 5 V pads. The maximum accumulated time at this current shall be 60 hours. This includes an assumption of a 5.25 V maximum analog or V<sub>DDEH</sub> supply when under this stress condition.

<sup>&</sup>lt;sup>14</sup> Total injection current for all analog input pins must not exceed 15 mA.

<sup>&</sup>lt;sup>15</sup> Lifetime operation at these specification limits is not guaranteed.

<sup>&</sup>lt;sup>16</sup> Solder profile per CDF-AEC-Q100.

<sup>&</sup>lt;sup>17</sup> Moisture sensitivity per JEDEC test method A112.



Table 3. Thermal Characteristics, 41	6-pin TEPBGA Package <sup>1</sup> (continued)
--------------------------------------	---

Characteristic	Symbol	Value	Unit
Junction to Ambient (@200 ft./min., Four layer board 2s2p)	$R_{\theta JMA}$	13	°C/W
Junction to Board <sup>5</sup>	$R_{\theta JB}$	8	°C/W
Junction to Case <sup>6</sup>	$R_{ heta JC}$	4	°C/W
Junction to Package Top <sup>7</sup> Natural Convection	$\Psi_{JT}$	3	°C/W

Thermal characteristics are targets based on simulation that are subject to change per device characterization.

Table 4. Thermal Characteristics, 516-pin TEPBGA Package<sup>1</sup>

Characteristic	Symbol	Value	Unit
Junction to Ambient <sup>2,3</sup> Natural Convection (Single layer board)	$R_{\theta JA}$	24	°C/W
Junction to Ambient <sup>2,4</sup> Natural Convection (Four layer board 2s2p)	$R_{\theta JA}$	17	°C/W
Junction to Ambient (@200 ft./min., Single layer board)	$R_{\theta JMA}$	19	°C/W
Junction to Ambient (@200 ft./min., Four layer board 2s2p)	$R_{\theta JMA}$	14	°C/W
Junction to Board <sup>5</sup>	$R_{\theta JB}$	9	°C/W
Junction to Case <sup>6</sup>	$R_{\theta JC}$	5	°C/W
Junction to Package Top <sup>7</sup> Natural Convection	$\Psi_{JT}$	2	°C/W

Thermal characteristics are targets based on simulation that are subject to change per device characterization.

MPC5676R Microcontroller Data Sheet, Rev. 4

Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

<sup>&</sup>lt;sup>3</sup> Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.

<sup>&</sup>lt;sup>4</sup> Per JEDEC JESD51-6 with the board horizontal.

<sup>&</sup>lt;sup>5</sup> Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.

Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

<sup>&</sup>lt;sup>3</sup> Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.

<sup>&</sup>lt;sup>4</sup> Per JEDEC JESD51-6 with the board horizontal.

Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.



Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

# 4.2.1 General Notes for Specifications at Maximum Junction Temperature

An estimation of the chip junction temperature, T<sub>I</sub>, can be obtained from the equation:

$$T_{J} = T_{\Delta} + (R_{\theta,J\Delta} * P_{D})$$
 Eqn. 1

where:

 $T_A$  = ambient temperature for the package ( ${}^{o}C$ )

 $R_{\theta JA}$  = junction to ambient thermal resistance ( ${}^{o}C/W$ )

 $P_D$  = power dissipation in the package (W)

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. For packages such as the TEPBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$
 Eqn. 2

where:

 $R_{\theta JA}$  = junction to ambient thermal resistance ( ${}^{\circ}C/W$ )

 $R_{\theta IC}$  = junction to case thermal resistance ( ${}^{\circ}C/W$ )

 $R_{\theta CA}$  = case to ambient thermal resistance ( ${}^{\circ}C/W$ )

 $R_{\theta JC}$  is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the Thermal Characterization Parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_{J} = T_{T} + (\Psi_{JT} \times P_{D})$$
 Eqn. 3

where:

 $T_T$  = thermocouple temperature on top of the package ( $^{\circ}$ C)

 $\Psi_{JT}$  = thermal characterization parameter ( ${}^{\circ}C/W$ )

 $P_D$  = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm. of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

#### MPC5676R Microcontroller Data Sheet, Rev. 4



#### References:

Semiconductor Equipment and Materials International 3081 Zanker Road San Jose, CA 95134 (408) 943-6900

MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at 800-854-7179 or 303-397-7956.

JEDEC specifications are available on the WEB at http://www.jedec.org.

- C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47-54.
- G. Kromann, S. Shidore, and S. Addison, "Thermal Modeling of a PBGA for Air-Cooled Applications," Electronic Packaging and Production, pp. 53-58, March 1998.
- B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212-220.

## 4.3 EMI (Electromagnetic Interference) Characteristics

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions, go to www.nxp.com and perform a keyword search for "radiated emissions." The following tables list the values of the device's radiated emissions operating behaviors.

Symbol	Description	Conditions	fosc f <sub>SYS</sub>	Frequency band (MHz)	Level (max.)	Unit	Notes
V <sub>RE_TEM</sub>	Radiated emissions,	V <sub>DD</sub> = 1.2 V	40 MHz crystal	0.15–50	26	dΒμV	1
	electric field and magnetic field	$V_{DDE} = 3.3 \text{ V}$ $V_{DDEH} = 5 \text{ V}$	180 MHz (f <sub>EBI CAL</sub> = 46	50–150	30		
		T <sub>A</sub> = 25 °C 416 BGA	MHz)	150–500	34		
		EBI off		500–1000	30		
		CLK off FM off		IEC and SAE level	l <sup>2</sup>	_	1, 3
V <sub>RE_TEM</sub>	Radiated emissions,	V <sub>DD</sub> = 1.2 V	40 MHz crystal	0.15–50	24	dΒμV	1
	electric field and magnetic field	$V_{DDE} = 3.3 \text{ V}$ $V_{DDEH} = 5 \text{ V}$	180 MHz (f <sub>EBI_CAL</sub> = 46	50–150	25		
		T <sub>A</sub> = 25 °C 416 BGA	MHz)	150–500	25		
		EBI off		500–1000	21		
		CLK off FM on <sup>4</sup>		IEC and SAE level	K <sup>5</sup>		1,3

Determined according to IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method, and SAE Standard J1752-3, Measurement of Radiated Emissions from Integrated Circuits—TEM/Wideband TEM (GTEM) Cell Method.

MPC5676R Microcontroller Data Sheet, Rev. 4

 $<sup>^2</sup>$  I = 36 dB $\mu$ V

Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method, and Appendix D of SAE Standard J1752-3, Measurement of Radiated Emissions from Integrated Circuits—TEM/Wideband TEM (GTEM) Cell Method.

<sup>4 &</sup>quot;FM on" = FM depth of ±2%

 $<sup>^{5}</sup>$  K = 30 dB $\mu$ V



### 4.4 ESD Characteristics

Table 6. ESD Ratings<sup>1,2</sup>

Spec	Characteristic	Symbol	Value	Unit
1	ESD for Human Body Model (HBM)	$V_{HBM}$	2000	V
2	ESD for Charged Device Model (CDM)	V <sub>CDM</sub>	750 (corners) 500 (other)	V

All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

# 4.5 PMC/POR/LVI Electrical Specifications

**Table 7. PMC Operating conditions** 

Spec	Name	Parameter	Condition	Min	Тур	Max	Unit
1	V <sub>DDREG</sub>	Supply voltage VDDREG 5 V nominal <sup>1</sup>	LDO5V / SMPS5V mode	4.5	5	5.5	V
2	V <sub>DDREG</sub>	Supply voltage VDDREG 3 V nominal <sup>1</sup>	LDO3V mode	3.0	3.3	3.6	V
3	V <sub>DD33</sub>	Supply voltage VDDSYN / V <sub>DD33</sub> 3.3 V nominal <sup>2</sup>	LDO3V mode	3.0	3.3	3.6	٧
4	V <sub>DD</sub>	Supply voltage VDD 1.2 V nominal <sup>3</sup>	_	1.14	1.2	1.32	V

<sup>&</sup>lt;sup>1</sup> Voltage should be higher than maximum V<sub>LVDREG</sub> to avoid LVD event

#### **NOTE**

In the following table, "untrimmed" means "at reset" and "trimmed" means "after reset".

**Table 8. PMC Electrical Specifications** 

Spec	Name	Symbol	Condition	Min	Тур	Max	Unit
1	Nominal bandgap reference voltage	$V_{BG}$	_	0.59	0.620	0.65	V
1a	Bandgap reference voltage during power on reset	_	_	V <sub>BG</sub> – 5%	$V_{BG}$	V <sub>BG</sub> + 5%	V
1b	Bandgap reference voltage at nominal voltage / nominal temperature after power on reset	_	_	V <sub>BG</sub> – 2%	V <sub>BG</sub>	V <sub>BG</sub> + 2%	V

MPC5676R Microcontroller Data Sheet, Rev. 4

A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Applies to both V<sub>DD33</sub> (flash supply) and VDDSYN (PLL supply) pads. Voltage should be higher than maximum V<sub>LVD33</sub> to avoid LVD event

Voltage should be higher than maximum V<sub>LVD12</sub> to avoid LVD event



### **Table 8. PMC Electrical Specifications**

Spec	Name	Symbol	Condition	Min	Тур	Max	Unit
1c	Bandgap reference voltage / temperature dependence after power on reset	_	_	_	300	_	ppm/C
1d	Bandgap reference voltage / voltage dependence (V <sub>DDREG</sub> ) after power on reset	_	_	_	1500 —		
2	Nominal VRC regulated 1.2V output VDD <sup>1</sup>	V <sub>DD12OUT</sub>	_	_	1.2	_	V
2a	VRC 1.2V output variation at reset (unloaded) <sup>2</sup>	_	At POR	V <sub>DD12OUT</sub> – 8%	V <sub>DD12OUT</sub>	V <sub>DD12OUT</sub> + 10%	
2b	VRC 1.2V output variation after reset(REGCTL load max. 20mA, VDD load max. 1A)	_	After POR	V <sub>DD12OUT</sub> – 5%	V <sub>DD12OUT</sub>	V <sub>DD12OUT</sub> + 10%	
2c	Trimming step Vdd1p2	V <sub>STEPV12</sub>	_	_	10	_	mV
3	POR rising VDD 1.2V	V <sub>PORC</sub>	_	-	0.7	_	V
За	POR VDD 1.2V variation		_	V <sub>PORC</sub> – 30%	V <sub>PORC</sub>	V <sub>PORC</sub> + 30%	
3b	POR 1.2V hysteresis	_	_	_	75	_	mV
4	Nominal rising LVD 1.2V <sup>3</sup>	V <sub>LVD12</sub>	_	_	1.100	_	V
4a	LVD 1.2V variation before band gap trim <sup>4</sup>	_	At POR	V <sub>LVD12</sub> – 6%	V <sub>LVD12</sub>	V <sub>LVD12</sub> + 6%	
4b	LVD 1.2V variation after band gap trim <sup>4</sup>	_	After POR	V <sub>LVD12</sub> – 3%	V <sub>LVD12</sub>	V <sub>LVD12</sub> + 3%	
4c	LVD 1.2V Hysteresis	_	_	15	20	25	mV
4d	Trimming step LVD 1.2V	V <sub>LVDSTEP12</sub>	_	_	10	_	mV
5	VRC 1.2V max DC output current	I <sub>REGCTL</sub>	_	_	_	20	mA
6	Voltage regulator 1.2V current consumption VDDREG	_	_	_	3	_	mA
7	Nominal Vreg 3.3V output <sup>5</sup>	V <sub>DD33OUT</sub>	_	_	3.3	_	V
7a	Vreg 3.3V output variation at reset (unloaded) <sup>6</sup>	_	At POR	V <sub>DD33OUT</sub> – 6%	V <sub>DD33OUT</sub>	V <sub>DD33OUT</sub> + 10%	
7b	Vreg 3.3V output variation after reset (max. load 60mA)	_	After POR V <sub>DD33OUT</sub> – 5% V <sub>DD33OUT</sub> V <sub>DD33OUT</sub> + 1		V <sub>DD33OUT</sub> + 10%		
7c	Trimming step VDDSYN	V <sub>STEPV33</sub>	_	_	30	_	mV
8	Nominal rising LVD 3.3V <sup>7</sup>	V <sub>LVD33</sub>	_	_	2.950	_	V
8a	LVD 3.3V variation before band gap trim <sup>6</sup>	_	At POR	V <sub>LVD33</sub> – 5%	V <sub>LVD33</sub>	V <sub>LVD33</sub> + 5%	
8b	LVD 3.3V variation after bad gap trim <sup>6</sup>	_	After POR	V <sub>LVD33</sub> – 3%	V <sub>LVD33</sub>	V <sub>LVD33</sub> + 3%	

MPC5676R Microcontroller Data Sheet, Rev. 4



### **Table 8. PMC Electrical Specifications**

Spec	Name	Symbol	Condition	Min	Тур	Max	Unit
8c	LVD 3.3V Hysteresis	_	_	_	30	_	mV
8d	Trimming step LVD 3.3V	V <sub>LVDSTEP33</sub>	_	_	30	_	mV
9	Vreg 3.3V minimum peak DC I <sub>DD33</sub> — output current supplied by regulator without causing V <sub>LVD33</sub> <sup>8</sup>		60		_	mA	
10	Voltage regulator 3.3V current consumption VDDREG <sup>9</sup>	_	_	_	2	_	mA
11	POR rising on VDDREG	V <sub>PORREG</sub>	_	_	2.00	_	V
11a	POR VDDREG variation	_	_	V <sub>PORREG</sub> – 30%	V <sub>PORREG</sub>	V <sub>PORREG</sub> + 30%	
11b	POR VDDREG hysteresis	_	_	_	250	_	mV
12	Nominal rising LVD VDDREG	V <sub>LVDREG</sub>	LDO3V / LDO5V mode	_	2.950	_	V
12a	LVD VDDREG variation at reset <sup>10</sup>	_	At POR	V <sub>LVDREG</sub> – 5%	V <sub>LVDREG</sub>	V <sub>LVDREG</sub> + 5%	
12b	LVD VDDREG variation after reset <sup>10</sup>	_	After POR	V <sub>LVDREG</sub> – 3%	V <sub>LVDREG</sub>	V <sub>LVDREG</sub> + 3%	
12c	LVD VDDREG Hysteresis	Hysteresis — LDO3V / — 30 LDO5V mode		30	_	mV	
12d	Trimming step LVD VDDREG	V <sub>LVDSTEPREG</sub>	LDO3V / LDO5V mode	_	30	_	mV
13	Nominal rising LVD VDDREG	V <sub>LVDREG</sub>	SMPS5V mode	_	4.360	_	V
13a	LVD VDDREG variation at reset <sup>10</sup>	_	At POR	V <sub>LVDREG</sub> – 5%	V <sub>LVDREG</sub>	V <sub>LVDREG</sub> + 5%	
13b	LVD VDDREG variation after reset <sup>10</sup>	_	After POR	V <sub>LVDREG</sub> – 3%	V <sub>LVDREG</sub>	V <sub>LVDREG</sub> + 3%	
14	SMPS regulator output resistance <sup>11</sup>	_	_	_	15	25	Ohm
15	SMPS regulator clock frequency	_	After POR	1.0	1.5	_	MHz
16	SMPS regulator overshoot at start-up <sup>12</sup>	_	GBD/GBC <sup>13</sup>			1.4	V
17	SMPS maximum output current, as required by SoC <sup>14</sup>	_	_	_	1.0	_	Α
18	Voltage variation on current step (20% to 80% of maximum current with 4 usec constant time) <sup>14</sup>	_	GBD/GBC <sup>13</sup>	-	_	0.1	V

MPC5676R Microcontroller Data Sheet, Rev. 4



- Nominal internal regulator output voltage is 1.27V
- <sup>2</sup> Voltage should be higher than maximum VLVD12 to avoid LVD event
- <sup>3</sup> ~VDD12OUT \*0.87
- <sup>4</sup> Rising VDD
- <sup>5</sup> Nominal internal regulator output voltage is 3.4V
- <sup>6</sup> Rising VDDSYN
- <sup>7</sup> ~VDD33OUT \*0.872
- <sup>8</sup> VDDSYN
- 9 Except IDD33
- <sup>10</sup> Rising VDDREG
- <sup>11</sup> Pull up to VDDREG when high, pull down to VSSREG when low.
- <sup>12</sup> Depends on external device, can be as high as 1.6V for short time (<100 usec each start-up)
- <sup>13</sup> GBD Guaranteed By Design; GBC Guaranteed by Characterization
- <sup>14</sup> Proper external devices required

# 4.5.1 Regulator Example





Figure 5. VRC 1.2 V LDO configuration with external bipolar





No VRCCTL capacitor is allowed

Figure 6. VRC 1.2V buck SMPS LDO configuration with external MOS - Schottky diode

Table 9. VRC LDO recommended external devices

Part Name	Part Type	Nominal	Description
NJD2873	NPN		ON Semiconductor TM
Beta (Bf)			From 60 to 550
Vbe			From 0.4 V to 1.0 V
Vce			From 0.2 V to 0.6 V depends on package / power
	Capacitor	6 x 4.7 uF - 20 V	Ceramic low ESR—One for each VDD pin
	Capacitor	6 x 0.1 uF - 20 V	Ceramic —One capacitor for each VDD pin
	Capacitor	20 uF	Supply decoupling cap (close to bipolar collector)
	Capacitor	2.2 uF	Snubber cap, required with NJD2873 (on bipolar base)
	Resistor	12 Ω	Optional ESR for snubber cap



Table 10. VRC SMPS recommended external devices

Part Name	Part Type	Nominal	Description
IR7353	HS nMOS + Schottky		Low threshold n-MOS/Low Vf Schottky diode
SS8P3L	Schottky		Low Vf Schottky diode
Vf			From 0.4V to 0.6 V
SI3460 or equivalent	nMOS		Low threshold n-MOS
Vth			Less than 2 V
Ids			More than 1.5 A
Vds			More than 12 V
Rdson			Less than 100 Ohms
Cg			Less than 5 nF
Turn on / off delay			Less than 50 ns
Rise time			Less than 90 ns
LQH66SN2R2M03	inductor	2.2 uH—3.2 A	muRata TM shielded coil, preferred f <sub>max</sub> > 40 MHz
C3225X7R1E106M	capacitor	22 uF — 25 V	TDK high capacitance ceramic SMD (on VDD close to coil)
C3225X7R1E225K	capacitor	2 to 6 x 2.2 uF — 25 V	TDK ceramic SMD (on VDD close to MCU)
	capacitor	6 x 0.1 uF — 20 V	Ceramic -One capacitor for each VDD pin
C3225X7R1E106M	capacitor	22 uF — 25 V	Supply decoupling cap—close to n-MOS drain
	resistor	20 K	Pull down for power n—MOS gate

# 4.6 Power Up/Down Sequencing

There is no power sequencing required among power sources during power up and power down in order to operate within specification as long as the following two rules are met:

- When VDDREG is tied to a nominal 3.3V supply, VDD33 and VDDSYN must be both shorted to VDDREG.
- When VDDREG is tied to a 5V supply, VDD33 and VDDSYN must be tied together and shall be powered by the internal 3.3V regulator.

The recommended power supply behavior is as follows: Use 25 V/millisecond or slower rise time for all supplies. Power up each  $V_{DDE}/V_{DDEH}$  first and then power up  $V_{DD}$ . For power down, drop  $V_{DD}$  to 0 V first, and then drop all  $V_{DDE}/V_{DDEH}$  supplies. There is no limit on the fall time for the power supplies.

Although there are no power up/down sequencing requirements to prevent issues like latch-up, excessive current spikes, etc., the state of the I/O pins during power up/down varies according to Table 11 and Table 12.



Table 11. Power Sequence Pin States for MH and AE pads

VDD	VDD33	VDDE	MH Pad	MH+LVDS Pads <sup>1</sup>	AE/up-down Pads
High	High	High	Normal operation	Normal operation	Normal operation
_	Low	High	Pin is tri-stated (output buffer, input buffer, and weak pulls disabled)	Outputs driven high	Pull-ups enabled, pull-downs disabled
Low	High	Low	Output low, pin unpowered	Outputs disabled	Output low, pin unpowered
Low	High	High	Pin is tri-stated (output buffer, input buffer, and weak pulls disabled)	Outputs disabled	Pull-ups enabled, pull-downs disabled

MH+LVDS pads are output-only.

Table 12. Power Sequence Pin States for F and FS pads

VDD	VDD33	VDDE	F and FS pads
low	low	high	Outputs drive high
low	high	_	Outputs Disabled
high	low	low	Outputs Disabled
high	low	high	Outputs drive high
high	high	low	Normal operation - except no drive current and input buffer output is unknown. <sup>1</sup>
high	high	high	Normal Operation

The pad pre-drive circuitry will function normally but since VDDE is unpowered the outputs will not drive high even though the output pmos can be enabled.

## 4.6.1 Power-Up

If  $V_{DDE}/V_{DDEH}$  is powered up first, then a threshold detector tristates all drivers connected to  $V_{DDE}/V_{DDEH}$ . There is no limit to how long after  $V_{DDE}/V_{DDEH}$  powers up before  $V_{DD}$  must power up. If there are multiple  $V_{DDE}/V_{DDEH}$  supplies, they can be powered up in any order. For each  $V_{DDE}/V_{DDEH}$  supply not powered up, the drivers in that  $V_{DDE}/V_{DDEH}$  segment exhibit the characteristics described in the next paragraph.

If  $V_{DD}$  is powered up first, then all pads are loaded through the drain diodes to  $V_{DDE}/V_{DDEH}$ . This presents a heavy load that pulls the pad down to a diode above  $V_{SS}$ . Current injected by external devices connected to the pads must meet the current injection specification. There is no limit to how long after  $V_{DD}$  powers up before  $V_{DDE}/V_{DDEH}$  must power up.

The rise times on the power supplies are to be no faster than 25 V/millisecond.

#### 4.6.2 Power-Down

If  $V_{DD}$  is powered down first, then all drivers are tristated. There is no limit to how long after  $V_{DD}$  powers down before  $V_{DDE}/V_{DDEH}$  must power down.

If  $V_{DDE}/V_{DDEH}$  is powered down first, then all pads are loaded through the drain diodes to  $V_{DDE}/V_{DDEH}$ . This presents a heavy load that pulls the pad down to a diode above  $V_{SS}$ . Current injected by external devices connected to the pads must meet the current injection specification. There is no limit to how long after  $V_{DDE}/V_{DDEH}$  powers down before  $V_{DD}$  must power down.

MPC5676R Microcontroller Data Sheet, Rev. 4



There are no limits on the fall times for the power supplies.

# 4.6.3 Power Sequencing and POR Dependent on V<sub>DDA</sub>

During power up or down,  $V_{DDA}$  can lag other supplies (of magnitude greater than  $V_{DDEH}/2$ ) within 1 V to prevent any forward-biasing of device diodes that causes leakage current and/or POR. If the voltage difference between  $V_{DDA}$  and  $V_{DDEH}$  is more than 1 V, the following will result:

- Triggers POR (ADC monitors on V<sub>DDEH1</sub> segment which powers the RESET pin) if the leakage current path created, when V<sub>DDA</sub> is sufficiently low, causes sufficient voltage drop on V<sub>DDEH1</sub> node monitored crosses low-voltage detect level.
- If V<sub>DDA</sub> is between 0–2 V, powering all the other segments (especially V<sub>DDEH1</sub>) will not be sufficient to get the part
  out of reset.
- Each  $V_{DDEH}$  will have a leakage current to  $V_{DDA}$  of a magnitude of (( $V_{DDEH} V_{DDA} 1 V$ (diode drop)/200 KOhms) up to ( $V_{DDEH}/2 = V_{DDA} + 1 V$ ).
- Each  $V_{DD}$  has the same behavior; however, the leakage will be small even though there is no current limiting resistor since  $V_{DD} = 1.32 \text{ V max}$ .

### 4.7 DC Electrical Specifications

Table 13. DC Electrical Specifications<sup>1</sup>

Spec	Characteristic	Symbol	Min	Max	Unit
1	Core Supply Voltage (External Regulation)	V <sub>DD</sub>	1.14	1.32 <sup>2, 3</sup>	V
1a	Core Supply Voltage (Internal Regulation) <sup>4</sup>	V <sub>DD</sub>	1.08	1.32	V
2	I/O Supply Voltage (fast I/O pads)	V <sub>DDE</sub>	3.0	3.6 <sup>2</sup>	V
3	I/O Supply Voltage (medium I/O pads)	V <sub>DDEH</sub>	3.0	5.25 <sup>2</sup>	V
4	3.3 V I/O Buffer Voltage	V <sub>DD33</sub>	3.0	3.6 <sup>2</sup>	V
5	Analog Supply Voltage	V <sub>DDA</sub>	4.75	5.25 <sup>2</sup>	V
6a	SRAM Standby Voltage low range	V <sub>STBY_LOW</sub>	0.95 <sup>5</sup>	1.2	V
6b	SRAM Standby Voltage high range	V <sub>STBY_HIGH</sub>	2	6	V
7	Voltage Regulator Control Input Voltage <sup>6</sup>	V <sub>DDREG</sub>	2.7 <sup>7</sup>	5.5 <sup>2</sup>	V
8	Clock Synthesizer Operating Voltage <sup>8</sup>	V <sub>DDSYN</sub>	3.0	3.6 <sup>2</sup>	V
9	Fast I/O Input High Voltage Hysteresis enabled Hysteresis disabled	$V_{IH_{LF}}$	0.65 × V <sub>DDE</sub> 0.55 × V <sub>DDE</sub>	V <sub>DDE</sub> + 0.3	V
10	Fast I/O Input Low Voltage Hysteresis enabled Hysteresis disabled	$V_{IL_{F}}$	V <sub>SS</sub> - 0.3	0.35 × V <sub>DDE</sub> 0.40 × V <sub>DDE</sub>	V
11	Medium I/O Input High Voltage Hysteresis enabled Hysteresis disabled	V <sub>IH_S</sub>	0.65 × V <sub>DDEH</sub> 0.55 × V <sub>DDEH</sub>	V <sub>DDEH</sub> + 0.3	V

MPC5676R Microcontroller Data Sheet, Rev. 4



# Table 13. DC Electrical Specifications<sup>1</sup> (continued)

Spec	Characteristic	Symbol	Min	Max	Unit
12	Medium I/O Input Low Voltage Hysteresis enabled Hysteresis disabled	V <sub>IL_S</sub>	V <sub>SS</sub> - 0.3	0.35 × V <sub>DDEH</sub> 0.40 × V <sub>DDEH</sub>	V
13	Fast I/O Input Hysteresis	V <sub>HYS_F</sub>	0.1 × V <sub>DDE</sub>	_	V
14	Medium I/O Input Hysteresis	V <sub>HYS_S</sub>	0.1 × V <sub>DDEH</sub>	_	V
15	Analog Input Voltage	V <sub>INDC</sub>	V <sub>SSA</sub> - 0.1	V <sub>DDA</sub> + 0.1	V
16	Fast I/O Output High Voltage <sup>9</sup>	V <sub>OH_F</sub>	0.8 × V <sub>DDE</sub>	_	V
17	Medium I/O Output High Voltage <sup>10</sup>	V <sub>OH_S</sub>	0.8 × V <sub>DDEH</sub>	_	V
18	Fast I/O Output Low Voltage <sup>9</sup>	V <sub>OL_F</sub>	_	0.2 × V <sub>DDE</sub>	V
19	Medium I/O Output Low Voltage	V <sub>OL_S</sub>	_	$0.2 \times V_{DDEH}^{1}$	V
				0.15 × V <sub>DDEH</sub>	
20	Load Capacitance (Fast I/O) <sup>12</sup> DSC(PCR[8:9]) = 0b00 DSC(PCR[8:9]) = 0b01 DSC(PCR[8:9]) = 0b10 DSC(PCR[8:9]) = 0b11	C <sub>L</sub>	_ _ _ _	10 20 30 50	pF pF pF pF
21	Input Capacitance (Digital Pins)	C <sub>IN</sub>	_	7	pF
22	Input Capacitance (Analog Pins)	C <sub>IN_A</sub>	_	10	pF
23	Input Capacitance (Digital and Analog Pins <sup>13</sup> )	C <sub>IN_M</sub>	_	12	pF
24	Operating Current 1.2 V Supplies @ $f_{sys}$ = 180 MHz $V_{DD}$ (including $V_{DDF}$ current)@1.32 V $V_{STBY}^{14}$ @1.2 V and 85°C $V_{STBY}^{5}$ (e.0 V and 85°C $V_{DDF}^{15}$ (P/E) $V_{DDF}^{15}$ (Read) $V_{DDF}^{15}$ (RewW) $V_{DDF}^{15}$ (Standby) $V_{DDF}^{15}$ (Disabled)	I <sub>DD</sub> I <sub>DDSTBY</sub> I <sub>DDSTBY6</sub> I <sub>DDFPE</sub> I <sub>DDFREAD</sub> I <sub>DDFRWW</sub> I <sub>DDPITANDBY</sub> I <sub>DDFDSABLED</sub>	- - - - - - -	1.0 <sup>16</sup> 0.10 0.15 36 <sup>17</sup> 50 <sup>17</sup> 90 <sup>17</sup> 0.20 <sup>17</sup> 0.10 <sup>17</sup>	A mA mA mA mA mA
25	Operating Current 3.3 V Supplies @ $f_{sys}$ = 180 MHz $V_{DD33}^{18}$ $V_{DDSYN}$ $V_{FLASH}^{19}$ (P/E) $V_{FLASH}^{19}$ (Read) $V_{FLASH}^{19}$ (RWW) $V_{FLASH}^{19}$ (Standby) $V_{FLASH}^{19}$ (Disabled)	IDD33 IDDSYN IDDFLASHPE IDDFLASHREADS IDDFLASHRWW IDDFLASHSTANDBY IDDFLASHDISABLED		note <sup>18</sup> 7 <sup>20</sup> 32 <sup>21</sup> 6.4 <sup>21</sup> 40 <sup>21</sup> 3.4 <sup>21</sup> 0.10 <sup>21</sup>	mA mA mA mA mA mA
26	Operating Current 5.0 V Supplies @ f <sub>sys</sub> = 180 MHz V <sub>DDA</sub> Analog Reference Supply Current (Transient) V <sub>DDREG</sub>	I <sub>DDA</sub> IREF IREG	_ _ _ _	50 <sup>22</sup> 1.0 22	mA mA mA

MPC5676R Microcontroller Data Sheet, Rev. 4



Table 13. DC Electrical Specifications<sup>1</sup> (continued)

Spec	Characteristic	Symbol	Min	Max	Unit
27	Operating Current V <sub>DDE</sub> /V <sub>DDEH</sub> <sup>23</sup> Supplies  V <sub>DDE2</sub> V <sub>DDEH1</sub> V <sub>DDEH3</sub> V <sub>DDEH4</sub> V <sub>DDEH5</sub> V <sub>DDEH6</sub> V <sub>DDEH7</sub>	I <sub>DD2</sub> I <sub>DD1</sub> I <sub>DD3</sub> I <sub>DD4</sub> I <sub>DD5</sub> I <sub>DD6</sub> I <sub>DD7</sub>	    	note <sup>23</sup>	mA mA mA mA mA mA
28	Fast I/O Weak Pull Up/Down Current <sup>24</sup> 3.0 V-3.6 V	I <sub>ACT_F</sub>	42	158	μА
29	Medium I/O Weak Pull Up/Down Current <sup>25</sup> 3.0 V–3.6 V 4.5 V–5.5 V	I <sub>ACT_S</sub>	15 35	95 200	μA μA
30	I/O Input Leakage Current <sup>26</sup>	I <sub>INACT_D</sub>	-2.5	2.5	μА
31	DC Injection Current (per pin)	I <sub>IC</sub>	-1.0	1.0	mA
32	Analog Input Current, Channel Off <sup>27</sup> , AN[0:7], AN38, AN39 Analog Input Current, Channel Off, all other analog inputs AN[x] = -/+ 150nA	I <sub>INACT_</sub> A	-250 -150	250 150	nA nA
33	V <sub>SS</sub> Differential Voltage	V <sub>SS</sub> - V <sub>SSA</sub>	-100	100	mV
34	Analog Reference Low Voltage	$V_{RL}$	V <sub>SSA</sub>	V <sub>SSA</sub> + 100	mV
35	V <sub>RL</sub> Differential Voltage	V <sub>RL</sub> – V <sub>SSA</sub>	-100	100	mV
36	Analog Reference High Voltage	V <sub>RH</sub>	V <sub>DDA</sub> – 100	V <sub>DDA</sub>	mV
37	V <sub>REF</sub> Differential Voltage	$V_{RH} - V_{RL}$	4.75	5.25	V
38	V <sub>SSSYN</sub> to V <sub>SS</sub> Differential Voltage	V <sub>SSSYN</sub> – V <sub>SS</sub>	-100	100	mV
39	Operating Temperature Range—Ambient (Packaged)	T <sub>A</sub> (T <sub>L</sub> to T <sub>H</sub> )	-40.0	125.0	°С
40	Slew rate on power supply pins	_	_	25	V/ms
41	Weak Pull-Up/Down Resistance <sup>28,29</sup> 200 kΩ Option	R <sub>PUPD200K</sub>	130	280	kΩ
42	Weak Pull-Up/Down Resistance <sup>28,29</sup> 100 kΩ Option	R <sub>PUPD100K</sub>	65	140	kΩ
43	Weak Pull-Up/Down Resistance <sup>28</sup> (5 k $\Omega$ Option) 5 V $\pm$ 10% supply 3.3 V $\pm$ 10% supply	R <sub>PUPD5K</sub>	1.4 1.7	5.2 7.7	kΩ
44	Pull-Up/Down Resistance Matching Ratios (100K/200K) (Pull-up and pull-down resistances both enabled and settings are equal)	R <sub>PUPDMATCH</sub>	-2.5	2.5	%

<sup>1</sup> These specifications are design targets and subject to change per device characterization.

#### MPC5676R Microcontroller Data Sheet, Rev. 4

<sup>&</sup>lt;sup>2</sup> Voltage overshoots during a high-to-low or low-to-high transition must not exceed 10 seconds per instance.

<sup>&</sup>lt;sup>3</sup> 2.0 V for 10 hours cumulative time, 1.2 V +10% for time remaining.



- <sup>4</sup> Assumed with DC load.
- $^{5}$  V<sub>STBY</sub> below 0.95 V the RAM will not retain states, but will be operational. V<sub>STBY</sub> can be 0 V when bypass standby mode.
- <sup>6</sup> Regulator is functional with derated performance, with supply voltage down to 4.0 V for system with V<sub>DDREG</sub> = 4.5 V (min).
- 2.7 V minimum operating voltage allowed during vehicle crank for system with V<sub>DDREG</sub> = 3.0 V (min). Normal operating voltage should be either V<sub>DDREG</sub> = 3.0 V (min) or 4.5 V (min) depending on the user regulation voltage system selected.
- Required to be supplied when 3.3 V regulator is disabled. See Section 4.5, "PMC/POR/LVI Electrical Specifications."
- $^{9}$   $I_{OH}$   $_{F}$  = {12,20,30,40} mA and  $I_{OL}$   $_{F}$  = {24,40,50,65} mA for {00,01,10,11} drive mode with  $V_{DDE}$  = 3.0 V.
- $^{10}$   $I_{OH\_S}$  = {11.6} mA and IOL\_S = {17.7} mA for {medium} I/O with  $V_{DDEH}$  = 4.5 V;  $I_{OH\_S}$  = {5.4} mA and IOL\_S = {8.1} mA for {medium} I/O with  $V_{DDEH}$  = 3.0 V
- $^{11}$  I<sub>OL S</sub>= 2 mA
- <sup>12</sup> Applies to D\_CLKOUT, external bus pins, and Nexus pins.
- <sup>13</sup> Applies to the FCK, SDI, SDO, and SDS\_B pins.
- $^{14}$  V<sub>STBV</sub> current specified at 1.0 V at a junction temperature of 85  $^{o}$ C. V<sub>STBY</sub> current is 700  $\mu$ A maximum at a junction temperature of 150 °C.
- <sup>15</sup> VDDF pin is shorted to V<sub>DD</sub> on the package substrate.
- <sup>16</sup> Preliminary. Specification pending typical and/or high-use Runidd pattern simulation as well as final silicon characterization. 1.0 A based on transistor count estimate at Worst Case (wcs) process and temperature condition.
- <sup>17</sup> Typical values from the simulation.
- <sup>18</sup> Power requirements for the V<sub>DD33</sub> supply depend on the frequency of operation and load of all I/O pins, and the voltages on the I/O segments. See Section 4.7.2, "I/O Pad V<sub>DD33</sub> Current Specifications," for information on both fast (F, FS) and medium (MH) pads. Also refer to Table 15 for values to calculate power dissipation for specific operation.
- $^{19}\,\mathrm{VFLSH}$  pin is shorted to  $\mathrm{V}_{\mathrm{DD33}}$  on the package substrate.
- <sup>20</sup> This value is a target that is subject to change.
- <sup>21</sup> Typical values from the simulation.
- <sup>22</sup> These value allows a 5 V 20 mA reference to supply ADC + REF.
- <sup>23</sup> Power requirements for each I/O segment depend on the frequency of operation and load of the I/O pins on a particular I/O segment, and the voltage of the I/O segment. See Section 4.7.1, "I/O Pad Current Specifications," for information on I/O pad power. Also refer to Table 14 for values to calculate power dissipation for specific operation. The total power consumption of an I/O segment is the sum of the individual power consumptions for each pin on the segment.
- <sup>24</sup> Absolute value of current, measured at V<sub>IL</sub> and V<sub>IH</sub>.
- $^{25}$  Absolute value of current, measured at  $V_{IL}$  and  $V_{IH}$ .
- $^{26}$  Weak pull up/down inactive. Measured at  $V_{DDE} = 3.6$  V and  $V_{DDEH} = 5.25$  V. Applies to pad types F and MH.
- <sup>27</sup> Maximum leakage occurs at maximum operating temperature. Leakage current decreases by approximately one-half for each 8 to 12 °C, in the ambient temperature range of 50 to 125 °C. Applies to pad types AE and AE/up-down.
- <sup>28</sup> This programmable option applies only to eQADC differential input channels and is used for biasing and sensor diagnostics.
- $^{29}$  When the pull-up and pull-down of the same nominal 200 k $\Omega$  or 100 k $\Omega$  value are both enabled, assuming no interference from external devices, the resulting pad voltage will be 0.5\*V<sub>DDFH</sub> ± 2.5%.

#### I/O Pad Current Specifications 4.7.1

The power consumption of an I/O segment is dependent on the usage of the pins on a particular segment. The power consumption is the sum of all output pin currents for a particular segment. The output pin current can be calculated from Table 14 based on the voltage, frequency, and load on the pin. Use linear scaling to calculate pin currents for voltage, frequency, and load parameters that fall outside the values given in Table 14.

The AC timing of these pads are described in the Section 4.11.2, "Pad AC Specifications."

MPC5676R Microcontroller Data Sheet, Rev. 4

Freescale Semiconductor

22



Table 14. V<sub>DDE</sub>/V<sub>DDEH</sub> I/O Pad Average DC Current<sup>1</sup>

Spec	Pad Type	Symbol	Frequency (MHz)	Load <sup>2</sup> (pF)	Voltage (V)	Drive/Slew Rate Select	Current (mA)
1	Medium	I <sub>DRV_MH</sub>	50	50	5.25	11	16.0
2			20	50	5.25	01	6.3
3			3.0	50	5.25	00	1.1
4			2.0	200	5.25	00	2.4
5	Fast	I <sub>DRV_FC</sub>	66	10	3.6	00	6.5
6			66	20	3.6	01	9.4
7			66	30	3.6	10	10.8
8			66	50	3.6	11	33.3
9			66	10	1.98	00	2.0
10			66	20	1.98	01	3.0
11			66	30	1.98	10	4.4
12			66	50	1.98	11	15.1
13	Fast w/ Slew	I <sub>DRV_FSR</sub>	66	50	3.6	11	12.0
14	Control		50	50	3.6	10	6.2
15			33.33	50	3.6	01	4.0
16			20	50	3.6	00	2.4
17			20	200	3.6	00	8.9

These are average IDDE numbers for worst case PVT from simulation. Currents apply to output pins only.

# 4.7.2 I/O Pad V<sub>DD33</sub> Current Specifications

The power consumption of the  $V_{DD33}$  supply is dependent on the usage of the pins on all I/O segments. The power consumption is the sum of all input and output pin  $V_{DD33}$  currents for all I/O segments. The  $V_{DD33}$  current draw on fast speed pads can be calculated from Table 15 dependent on the voltage, frequency, and load on all F type pins. The  $V_{DD33}$  current draw on medium pads can be calculated from Table 15 dependent on voltage and independent on the frequency and load on all MH type pins. Use linear scaling to calculate pin currents for voltage, frequency, and load parameters that fall outside the values given in Table 15.

The AC timing of these pads are described in the Section 4.11.2, "Pad AC Specifications."

<sup>&</sup>lt;sup>2</sup> All loads are lumped.



Table 15. V<sub>DD33</sub> Pad Average DC Current<sup>1</sup>

Spec	Pad Type	Symbol	Frequency (MHz)	Load <sup>2</sup> (pF)	V <sub>DD33</sub> (V)	V <sub>DDE</sub> (V)	Drive/Slew Rate Select	Current (mA)
1	Medium	I <sub>33_MH</sub>	_	_	3.6	5.5	_	0.0007
2	Fast	I <sub>33_FC</sub>	66	10	3.6	3.6	00	0.92
3			66	20	3.6	3.6	01	1.14
4			66	30	3.6	3.6	10	1.50
5			66	50	3.6	3.6	11	2.19
6			66	10	3.6	1.98	00	0.70
7			66	20	3.6	1.98	01	0.90
8			66	30	3.6	1.98	10	1.08
9			66	50	3.6	1.98	11	1.52
10	Fast w/	I <sub>33_FSR</sub>	66	50	3.6	3.6	11	0.74
11	Slew Control		50	50	3.6	3.6	10	0.52
12			33.33	50	3.6	3.6	01	0.36
13			20	50	3.6	3.6	00	0.19
14			20	200	3.6	3.6	00	0.19

These are average IDD33 for worst case PVT from simulation. Currents apply to output pins only for the fast pads and to input pins only for the medium pads.

# 4.7.3 LVDS Pad Specifications

LVDS pads are implemented to support the MSC (Microsecond Channel) protocol, which is an enhanced feature of the DSPI module.

Table 16. DSPI LVDS Pad Specification  $^{1,\ 2}$  (V  $_{DD33}$  = 3.0 V to 3.6 V, V  $_{DDEH}$  = 4.75 V to 5.25 V, T  $_{A}$  = T  $_{L}$  to T  $_{H})$ 

Spec	Characteristic	Symbol	Min	Typical	Max	Unit		
Data R	Data Rate							
1	Data Frequency	f <sub>LVDSCLK</sub>	_	_	40	MHz		
Driver	Specs			•	1	<u> </u>		
2	Differential Output Voltage SRC=0b00 or 0b11 SRC=0b01 SRC=0b10	V <sub>OD</sub>	215 170 260	_	400 320 480	mV		
3	Common Mode Voltage (LVDS), VOS	V <sub>OS</sub>	1.075	1.2	1.325	V		
4	Rise/Fall Time	t <sub>R</sub> or t <sub>F</sub>	_	_	2.5	ns		
5	Delay, Z to Normal (High/Low)	t <sub>DZ</sub>	_	_	100	ns		

MPC5676R Microcontroller Data Sheet, Rev. 4

<sup>&</sup>lt;sup>2</sup> All loads are lumped.



# Table 16. DSPI LVDS Pad Specification $^{1, 2}$ (continued) ( $V_{DD33} = 3.0 \text{ V}$ to 3.6 V, $V_{DDEH} = 4.75 \text{ V}$ to 5.25 V, $T_A = T_L$ to $T_H$ )

6	Differential Skew between Positive and Negative LVDS Pair I t <sub>phla</sub> - t <sub>plhb</sub> I or I t <sub>plhb</sub> - t <sub>phla</sub> I	t <sub>Skew</sub>	_	_	0.5	ns
Termina	Termination					
7	Termination Resistance <sup>3</sup>	R <sub>Load</sub>	95	100	105	ohm
8	Load	_	_	_	32	pF

<sup>&</sup>lt;sup>1</sup> These are typical values that are estimated from simulation.

### 4.8 Oscillator and FMPLL Electrical Characteristics

Table 17. FMPLL Electrical Specifications<sup>1</sup>

 $(V_{DDSYN} = 3.0 \text{ V to } 3.6 \text{ V}, V_{SS} = V_{SSSYN} = 0 \text{ V}, T_A = T_L \text{ to } T_H)$ 

Spec	Characteristic	Symbol	Min	Max	Unit
1	PLL Reference Frequency Range <sup>2</sup> (Normal Mode) Crystal Reference (PLLCFG2 = 0b0) Crystal Reference (PLLCFG2 = 0b1) External Reference (PLLCFG2 = 0b0) External Reference(PLLCFG2 = 0b1)	f <sub>ref_crystal</sub> f <sub>ref_crystal</sub> f <sub>ref_ext</sub> f <sub>ref_ext</sub>	8 40 8 40	20 40 <sup>3</sup> 20 40	MHz
2	PLL Frequency <sup>4</sup> Enhanced Mode	f <sub>PLL</sub>	f <sub>vco(min)</sub> ÷ 64	f <sub>max</sub>	MHz
3	Loss of Reference Frequency <sup>5</sup>	f <sub>LOR</sub>	100	1000	kHz
4	Self Clocked Mode Frequency <sup>6</sup>	f <sub>SCM</sub>	4	16	MHz
5	PLL Lock Time <sup>7</sup>	t <sub>LPLL</sub>	_	<750	μS
6	Duty Cycle of Reference <sup>8, 9</sup>	t <sub>DC</sub>	40	60	%
7	Frequency un-LOCK Range	f <sub>UL</sub>	-4.0	4.0	% f <sub>sys</sub>
8	Frequency LOCK Range	f <sub>LCK</sub>	-2.0	2.0	% f <sub>sys</sub>
9	D_CLKOUT Period Jitter <sup>10, 11</sup> Measured at f <sub>SYS</sub> Max Cycle-to-cycle Jitter	C <sub>Jitter</sub>	-5	5	%f <sub>clko</sub> ut
10	Peak-to-Peak Frequency Modulation Range Limit <sup>12,13</sup> (f <sub>sys</sub> Max must not be exceeded)	C <sub>mod</sub>	0	4	%f <sub>sys</sub>
11	FM Depth Tolerance <sup>14</sup>	C <sub>mod_err</sub>	-0.25	0.25	%f <sub>sys</sub>
12	VCO Frequency	f <sub>VCO</sub>	192	600	MHz
13	Modulation Rate Limits <sup>15</sup>	f <sub>mod</sub>	0.400	1	MHz
14	Predivider Operating Frequency	f <sub>prediv</sub>	4	10	MHz

MPC5676R Microcontroller Data Sheet, Rev. 4

<sup>&</sup>lt;sup>2</sup> These specifications are subject to change per device characterization.

 $<sup>^3</sup>$  The termination resistance spec is not meant to specify the receiver termination requirements. They are there to establish the measurement criteria for the specs in this table. As per the TIA/EIA-644A standard, the LVDS receiver termination resistance can vary from 90 to 132  $\Omega$ .



- <sup>1</sup> All values given are initial design targets and subject to change.
- <sup>2</sup> Crystal and External reference frequency limits depend on device relying on PLL to lock prior to release of reset, default PREDIV/EPREDIV, MFD/EMFD default settings, and VCO frequency range. Absolute minimum loop frequency is 4 MHz.
- <sup>3</sup> Upper tolerance of less than 1% is allowed on 40MHz crystal.
- 4 All internal registers retain data at 0 Hz.
- <sup>5</sup> "Loss of Reference Frequency" is the reference frequency detected internally, which transitions the PLL into self clocked mode.
- Self clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls below f<sub>LOR</sub>. This frequency is measured at D\_CLKOUT with the divider set to divide-by-2 of the system clock. NOTE: in SCM, the PLL is running open loop at a centercode 0x4. The MFD has no effect and the RFD is bypassed.
- This specification applies to the period required for the PLL to re-lock after changing the MFD frequency control bits in the synthesizer control register (SYNCR). From power up with crystal oscillator reference, lock time will be additive with crystal startup time.
- <sup>8</sup> For FlexRay operation, duty cycle requirements are higher.
- <sup>9</sup> Duty cycle can be 20–80% when PLL is used with a pre-divider greater than 1.
- <sup>10</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>sys</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V<sub>DDSYN</sub> and V<sub>SSSYN</sub> and variation in crystal oscillator frequency increase the Cjitter percentage for a given interval. D\_CLKOUT divider set to divide-by-2.
- <sup>11</sup> Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of C<sub>jitter</sub> + C<sub>mod</sub>.
- <sup>12</sup> Modulation depth selected must not result in f<sub>pll</sub> value greater than the f<sub>pll</sub> maximum specified value.
- <sup>13</sup> Maximum and minimum variation from programmed modulation depth is pending characterization. Depth settings available in control register are: 1%, 2%, 3%, and 4% peak-to-peak.
- <sup>14</sup> Depth tolerance is the programmed modulation depth  $\pm 0.25\%$  of  $F_{sys}$ . Initial design target pending silicon evaluation.
- <sup>15</sup> Modulation rates less than 400 kHz will result in exceedingly long FM calibration durations. Modulation rates greater than 1 MHz will result in reduced calibration accuracy.

### Table 18. Oscillator Electrical Specifications<sup>1</sup>

 $(V_{DDSYN} = 3.0 \text{ V to } 3.6 \text{ V}, V_{SS} = V_{SSSYN} = 0 \text{ V}, T_A = T_L \text{ to } T_H)$ 

Spec	Characteristic	Symbol	Min	Max	Unit
1	Crystal Mode Differential Amplitude <sup>2</sup> (Min differential voltage between EXTAL and XTAL)	V <sub>crystal_diff_amp</sub>	V <sub>extal</sub> – V <sub>xtal</sub>   > 0.4 V	_	V
2	Crystal Mode: Internal Differential Amplifier Noise Rejection	V <sub>crystal_diff_amp_nr</sub>	_	V <sub>extal</sub> – V <sub>xtal</sub>   < 0.2 V	V
3	EXTAL Input High Voltage Bypass mode, External Reference	V <sub>IHEXT</sub>	((V <sub>DD33</sub> /2) + 0.4 V)	_	٧
4	EXTAL Input Low Voltage Bypass mode, External Reference	V <sub>ILEXT</sub>	_	(V <sub>DD33</sub> /2) – 0.4 V	V
5	XTAL Current <sup>3</sup>	I <sub>XTAL</sub>	1	3	mA
6	Total On-chip stray capacitance on XTAL	C <sub>S_XTAL</sub>	_	1.5	pF



# Table 18. Oscillator Electrical Specifications<sup>1</sup> (continued)

 $(V_{DDSYN} = 3.0 \text{ V to } 3.6 \text{ V}, V_{SS} = V_{SSSYN} = 0 \text{ V}, T_A = T_L \text{ to } T_H)$ 

Spec	Characteristic	Symbol	Min	Max	Unit
7	Total On-chip stray capacitance on EXTAL	C <sub>S_EXTAL</sub>	_	1.5	pF
8	Crystal manufacturer's recommended capacitive load	C <sub>L</sub>	See crystal spec	See crystal spec	pF
9	Discrete load capacitance to be connected to EXTAL	$C_{L\_EXTAL}$	_	$(2 \times C_L - C_{S\_EXTA}$ $_L - C_{PCB\_EXTAL}$	pF
10	Discrete load capacitance to be connected to XTAL	$C_{L_XTAL}$	_	(2 × C <sub>L</sub> - C <sub>S_XTAL</sub> - C <sub>PCB_XTAL</sub> )	pF

<sup>&</sup>lt;sup>1</sup> All values given are initial design targets and subject to change.

#### 4.9 eQADC Electrical Characteristics

**Table 19. eQADC Conversion Specifications (Operating)** 

Spec	Characteristic	Symbol	Min	Max	Unit
1	ADC Clock (ADCLK) Frequency	f <sub>ADCLK</sub>	2	16	MHz
2	Conversion Cycles	CC	2 + 13	128 + 14	ADCLK cycles
3	Stop Mode Recovery Time <sup>1</sup>	T <sub>SR</sub>	10	_	μS
4	Resolution <sup>2</sup>	_	1.25	_	mV
5	INL: 8 MHz ADC Clock <sup>3</sup>	INL8	-44	4 <sup>4</sup>	LSB <sup>5</sup>
6	INL: 16 MHz ADC Clock <sup>3</sup>	INL16	-84	8 <sup>4</sup>	LSB
7	DNL: 8 MHz ADC Clock <sup>3</sup>	DNL8	-3 <sup>4</sup>	3 <sup>4</sup>	LSB
8	DNL: 16 MHz ADC Clock <sup>3</sup>	DNL16	-3 <sup>4</sup>	3 <sup>4</sup>	LSB
9	Offset Error without Calibration	OFFNC	04	100 <sup>4</sup>	LSB
10	Offset Error with Calibration	OFFWC	-44	4 <sup>4</sup>	LSB
11	Full Scale Gain Error without Calibration	GAINNC	-120 <sup>4</sup>	04	LSB
12	Full Scale Gain Error with Calibration	GAINWC	-4 <sup>4,6</sup>	4 <sup>4,6</sup>	LSB
13	Disruptive Input Injection Current <sup>7, 8, 9, 10</sup>	I <sub>INJ</sub>	-1	1	mA
14	Incremental Error due to injection current <sup>11, 12</sup>	E <sub>INJ</sub>	_	<u>+</u> 4 <sup>4</sup>	Counts
15	TUE value at 8 MHz <sup>13, 14</sup> (with calibration)	TUE8	_	<u>+</u> 4 <sup>4,6</sup>	Counts

This parameter is meant for those who do not use quartz crystals or resonators, but instead use CAN oscillators in crystal mode. In that case, V<sub>extal</sub> − V<sub>xtal</sub> ≥ 400 mV criterion has to be met for oscillator's comparator to produce output clock.

 $<sup>^{3}</sup>$  I<sub>xtal</sub> is the oscillator bias current out of the XTAL pin with both EXTAL and XTAL pins grounded.

<sup>&</sup>lt;sup>4</sup> C<sub>PCB EXTAL</sub> and C<sub>PCB XTAL</sub> are the measured PCB stray capacitances on EXTAL and XTAL, respectively.



#### Table 19. eQADC Conversion Specifications (Operating) (continued)

Spec	Characteristic	Symbol	Min	Max	Unit
16	TUE value at 16 MHz <sup>13, 14</sup> (with calibration)	TUE16	_	<u>+</u> 8	Counts
17	Variable gain amplifier accuracy (gain=1) <sup>15</sup> INL, 8 MHz ADC INL, 16 MHz ADC DNL, 8 MHz ADC DNL, 16 MHz ADC	GAINVGA1	-4 -8 -3 <sup>16</sup> -3 <sup>16</sup>	4 8 3 <sup>16</sup> 3 <sup>16</sup>	Counts <sup>17</sup>
18	Variable gain amplifier accuracy (gain=2) <sup>15</sup> INL, 8 MHz ADC INL, 16 MHz ADC DNL, 8 MHz ADC DNL, 16 MHz ADC	GAINVGA2	-5 -8 -3 -3	5 8 3 3	Counts
19	Variable gain amplifier accuracy (gain=4) <sup>15</sup> INL, 8 MHz ADC INL, 16 MHz ADC DNL, 8 MHz ADC DNL, 16 MHz ADC	GAINVGA4	-7 -8 -4 -4	7 8 4 4	Counts

Stop mode recovery time is the time from the setting of either of the enable bits in the ADC Control Register to the time that the ADC is ready to perform conversions. Delay from power up to full accuracy = 8 ms.

<sup>&</sup>lt;sup>2</sup> At  $V_{RH} - V_{RL} = 5.12$  V, one count = 1.25 mV without using pregain.

 $<sup>^3</sup>$  INL and DNL are tested from  $V_{RL}$  + 50 LSB to  $V_{RH}$  – 50 LSB.

<sup>4</sup> New design target. Actual specification will change following characterization. Margin for manufacturing has not been fully included.

<sup>&</sup>lt;sup>5</sup> At  $V_{RH} - V_{RI} = 5.12 \text{ V}$ , one LSB = 1.25 mV.

<sup>&</sup>lt;sup>6</sup> The value is valid at 8 MHz, it is ±8 counts at 16 Mhz.

Below disruptive current conditions, the channel being stressed has conversion values of \$3FF for analog inputs greater than V<sub>RH</sub> and \$000 for values less than V<sub>RI</sub>. Other channels are not affected by non-disruptive conditions.

Exceeding limit may cause conversion error on stressed channels and on unstressed channels. Transitions within the limit do not affect device reliability or cause permanent damage.

<sup>&</sup>lt;sup>9</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using  $V_{POSCLAMP} = V_{DDA} + 0.5 \text{ V}$  and  $V_{NEGCLAMP} = -0.3 \text{ V}$ , then use the larger of the calculated values.

<sup>&</sup>lt;sup>10</sup> Condition applies to two adjacent pins at injection limits.

<sup>&</sup>lt;sup>11</sup> Performance expected with production silicon.

<sup>&</sup>lt;sup>12</sup> All channels have same 10 kΩ < Rs < 100 kΩ Channel under test has Rs = 10 kΩ,  $I_{IN,I}=I_{IN,IMAX}$ ,  $I_{IN,IMIN}$ .

<sup>&</sup>lt;sup>13</sup> The TUE specification is always less than the sum of the INL, DNL, offset, and gain errors due to cancelling errors.

<sup>&</sup>lt;sup>14</sup> TUE does not apply to differential conversions.

<sup>&</sup>lt;sup>15</sup> Variable gain is controlled by setting the PRE\_GAIN bits in the ADC\_ACR1-8 registers to select a gain factor of ×1, ×2, or ×4. Settings are for differential input only. Tested at ×1 gain. Values for other settings are guaranteed by as indicated.

<sup>&</sup>lt;sup>16</sup> Guaranteed 10-bit mono tonicity.

 $<sup>^{17}</sup>$  At  $V_{RH} - V_{RI} = 5.12 \text{ V}$ , one LSB = 1.25 mV.



### 4.9.1 ADC Internal Resource Measurements

Table 20. Power Management Control (PMC) Specification

Spec	Characteristic	Symbol	Min	Typical	Max	Unit
PMC N	lormal Mode	1	l	l		
1	Bandgap 0.62 V ADC0 channel 145	V <sub>ADC145</sub>	0.59	0.62	0.65	V
2	Bandgap 1.2 V ADC0 channel 146	V <sub>ADC146</sub>	1.10	1.22	1.34	V
3	Vreg1p2 Feedback ADC0 channel 147	V <sub>ADC147</sub>	V <sub>DD</sub> /2.147	V <sub>DD</sub> / 2.045	V <sub>DD</sub> /1.943	V
4	LVD 1.2 V ADC0 channel 180	V <sub>ADC180</sub>	V <sub>DD</sub> /1.863	V <sub>DD</sub> / 1.774	V <sub>DD</sub> /1.685	V
5	Vreg3p3 Feedback ADC0 channel 181	V <sub>ADC181</sub>	Vreg3p3 / 5.733—	Vreg3p3 / 5.460	Vreg3p3 / 5.187	V
6	LVD 3.3 V ADC0 channel 182	V <sub>ADC182</sub>	Vreg3p3 / 4.996	Vreg3p3 / 4.758	Vreg3p3 / 4.520	V
7	LVD 5.0 V ADC0 channel 183 — LDO mode — SMPS mode	V <sub>ADC183</sub>	V <sub>DDREG</sub> / 4.996 V <sub>DDREG</sub> / 7.384	V <sub>DDREG</sub> / 4.758 V <sub>DDREG</sub> /7.032	V <sub>DDREG</sub> / 4.520 V <sub>DDREG</sub> / 6.680	V

#### Table 21. Standby RAM Regulator Electrical Specifications

Spec	Characteristic	Symbol	Min	Тур	Max	Unit	
Norma	Normal Mode						
1	Standby Regulator Output ADC1 channel 194	V <sub>ADC194</sub>	_	1.2	_	V	
2	Standby Source Bias ADC1 channel 195	V <sub>ADC195</sub>	150	_	360	mV	

#### Table 22. ADC Band Gap Reference / LVI Electrical Specifications

Spec	Characteristic	Symbol	Min	Тур	Max	Unit
1	4.75 LVD (from V <sub>DDA</sub> ) ADC1 channel 196	V <sub>ADC196</sub>	_	4.75	_	V
2	ADC Bandgap ADC0 channel 45 ADC1 channel 45	V <sub>ADC45</sub>	_	1.220	_	V

MPC5676R Microcontroller Data Sheet, Rev. 4



**Table 23. Temperature Sensor Electrical Specifications** 

Spec	Characteristic	Symbol	Min	Тур	Max	Unit
1	Slope -40 °C to 100 °C ±1.0 °C 100 °C to 150 °C ±1.6 °C ADC0 channel 128 ADC1 channel 128	V <sub>SADC128</sub> <sup>1</sup>	_	5.8	_	mV/°C
2	Accuracy -40 °C to 150 °C ADC0 channel 128 ADC1 channel 128	_	-20	_	+20	°C

<sup>1</sup> Slope is the measured voltage change per °C.

### 4.10 C90 Flash Memory Electrical Characteristics

Table 24. Flash Program and Erase Specifications (Pending Si characterization)

Spec	Characteristic	Symbol	Typ <sup>1</sup>	Initial Max <sup>2</sup>	Lifetime Max <sup>3</sup>	Unit
1	Double Word (64 bits) Program Time <sup>4</sup>	t <sub>dwprogram</sub>	38	_	500	μS
2	Page (128 bits) Program Time <sup>4</sup>	t <sub>pprogram</sub>	45	160	500	μS
3	16 KB Block Pre-program and Erase Time	t <sub>16kpperase</sub>	270	1000	5000	ms
4	48 KB Block Pre-program and Erase Time	t <sub>48kpperase</sub>	625	1500	5000	ms
5	64 KB Block Pre-program and Erase Time	t <sub>64kpperase</sub>	800	1800	5000	ms
6	128 KB Block Pre-program and Erase Time	t <sub>128kpperase</sub>	1500	2600	7500	ms
7	256 KB Block Pre-program and Erase Time	t <sub>256kpperase</sub>	3000	5200	15000	ms

Typical program and erase times represent the median performance and assume nominal supply values and operation at 25 °C. These values are characterized, but not tested.

#### **NOTE**

The low, mid, and high address blocks of the flash arrays are erased (all bits set to 1) before leaving the factory.

MPC5676R Microcontroller Data Sheet, Rev. 4

Initial Max program and erase times provide guidance for time-out limits used in the factory and apply for < 100 program/erase cycles, nominal supply values and operation at 25 °C. These values are verified at production test.</p>

<sup>&</sup>lt;sup>3</sup> Lifetime Max program and erase times apply across the voltage, temperature, and cycling range of product life. These values are characterized, but not tested.

<sup>&</sup>lt;sup>4</sup> Program times are actual hardware programming times and do not include software overhead.



Table 25. Flash Memory AC Timing Specifications<sup>1</sup>

Symbol	Parameter		Unit		
Symbol	raiametei		Тур	Max	Oilit
T <sub>RES</sub>	Time from clearing the MCR-ESUS or PSUS bit with EHV = 1 until DONE goes low	_	_	100	ns
T <sub>DONE</sub>	Time from 0 to 1 transition on the MCR-EHV bit initiating a program/erase until the MCR-DONE bit is cleared	_	_	5	ns
T <sub>PSRT</sub>	Time between program suspend resume and the next program suspend request. <sup>2</sup>	100	_	_	μS
T <sub>ESRT</sub>	Time between erase suspend resume and the next erase suspend request. <sup>3</sup>	10	_	_	ms

<sup>&</sup>lt;sup>1</sup> This parameter is guaranteed by characterization before qualification rather than 100% tested.

Table 26. Flash EEPROM Module Life

Spec	Characteristic	Symbol	Min	Typical <sup>1</sup>	Unit
1	Number of Program/Erase cycles per block for 16 KB and 64 KB blocks over the operating temperature range $(T_J)$	P/E	100,000	_	cycles
2	Number of Program/Erase cycles per block for 128 KB and 256 KB blocks over the operating temperature range (T <sub>J</sub> )	P/E	1,000	100,000	cycles
3	Minimum Data Retention at 85 °C ambient temperature <sup>2</sup> Blocks with 0–1,000 P/E cycles Blocks with 1,001–10,000 P/E cycles Blocks with 10,001–100,000 P/E cycles	Retention	20 10 1 – 5	_	years

Typical endurance is evaluated at 25 °C. Product qualification is performed to the minimum specification. For additional information on the NXP definition of Typical Endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory*.

<sup>&</sup>lt;sup>2</sup> Repeated suspends at a high frequency may result in the operation timing out, and the flash module will respond by completing the operation with a fail code (MCR[PEG] = 0), or the operation not able to finish (MCR[DONE] = 1 during Program operation). The minimum time between suspends to ensure this does notoccur is T<sub>PSRT</sub>.

<sup>&</sup>lt;sup>3</sup> If Erase suspend rate is less than T<sub>ESRT</sub>, an increase of slope voltage ramp occurs during erase pulse. This improves erase time but reduces cycling figure due to overstress.

<sup>&</sup>lt;sup>2</sup> Ambient temperature averaged over duration of application, not to exceed product operating temperature range.



#### Table 27. BIUCR1/BIUCR3 Settings

Spec	Maximum Frequency (MHz)		APC =	wwsc	DPFEN <sup>1</sup>	IPFEN <sup>1</sup>	PFLIM <sup>2</sup>	BFEN <sup>3</sup>
	Core f <sub>sys</sub>	Platform f <sub>platf</sub>	RWSC	WWGG	D. I E.I.		11 2	DI EN
1	180 MHz	90 MHz	0b010	0b01	0b0 0b1	0b0 0b1	0b00 0b01 0b1x	0b0 0b1
Default setting after reset:		0b111	0b11	0b00	0b00	0b00	0b0	

<sup>&</sup>lt;sup>1</sup> For maximum flash performance, set to 0b1.

### 4.11 AC Specifications

# 4.11.1 Clocking Modes

There are two main modes of operating frequency settings:

- Double 2:1 (Core:Platform) Mode—the core is running at the system frequency setting while the platform and eTPU are running at half the core frequency (system frequency divided by 2).
- eTPU Mode—the core and eTPU are running at the system frequency setting while the platform is running at half the core frequency (system frequency divided by 2).

Table 28 shows the operating frequencies of various blocks depending on the device's clocking mode configuration settings.

### Table 28. MPC5676R Block Operating Frequency<sup>1, 2</sup>

Spec	Blocks	Symbol	Double Mode Freq (MHz)	eTPU Mode Freq (MHz)
1	Cores	$f_{\text{sys}}  (t_{\text{cycsys}} = 1/f_{\text{sys}})$	f <sub>sys</sub> = 180	f <sub>sys</sub> = 180
2	Platform	$f_{platf}$ $(t_{cyc} = 1/f_{platf})$	f <sub>sys</sub> / 2	f <sub>sys</sub> / 2
3	eTPU	f <sub>eTPU</sub>	f <sub>sys</sub> / 2	f <sub>sys</sub>
4	EBI	f <sub>ebi</sub>	f <sub>sys</sub> / 4	f <sub>sys</sub> / 4

The values in the table are specified at  $V_{DD}$  = 1.02 V to 1.32 V,  $V_{DDE}$  = 3.0 V to 3.6 V,  $V_{DDEH}$  = 4.5 V to 5.5 V,  $V_{DD33}$  and  $V_{DDSYN}$  = 3.0 V to 3.6 V,  $T_{A}$  =  $T_{L}$  to  $T_{H}$ .

<sup>&</sup>lt;sup>2</sup> For maximum flash performance, set to 0b10.

<sup>&</sup>lt;sup>3</sup> For maximum flash performance, set to 0b1.

<sup>&</sup>lt;sup>2</sup> Up to the maximum frequency rating of the device (refer to Table 1). The f<sub>sys</sub> speed is the nominal maximum frequency.



### 4.11.2 Pad AC Specifications

Table 29. Pad AC Specifications  $(V_{DDEH} = 5.0 \text{ V}, V_{DDE} = 3.3 \text{ V})^1$ 

Spec	Pad	SRC/DSC	Out Delay <sup>2,4</sup> $L \rightarrow H/H \rightarrow L \text{ (ns)}$	Rise/Fall <sup>3,4</sup> (ns)	Load Drive (pF)
1	Medium <sup>5</sup>	00	152/165	152/165 70/74	
2			205/220	96/96	200
3		01	28/34	12/15	50
4			52/59	28/31	200
5		11	12/12	5.3/5.9	50
6			32/32	22/22	200
7	Fast <sup>6</sup>	00			10
8		01	2.5	1.2	20
9		10	2.5	1.2	30
10		11			50
11	Fast with Slew Rate	00	40/40	16/16	50
12			50/50	21/21	200
13		01	13/13	5/5	50
14			19/19	8/8	200
15		10	8/8	2.4/2.4	50
16			12/12	5/5	200
17		11	5/5	1.1/1/1	50
18			8/8	2.6	200
19	Pull Up/Down (3.6 V max)	_	_	7500	50
20	Pull Up/Down (5.25 V max)	_	6000	5000/5000	50

These are worst case values that are estimated from simulation and not tested. The values in the table are simulated at  $V_{DD} = 1.02 \text{ V}$  to 1.32 V,  $V_{DDE} = 3.0 \text{ V}$  to 3.6 V,  $V_{DDEH} = 4.75 \text{ V}$  to 5.25 V,  $V_{DD33}$  and  $V_{DDSYN} = 3.0 \text{ V}$  to 3.6 V,  $V_{A} = T_{L}$  to  $T_{H}$ .

Table 30. Derated Pad AC Specifications (V<sub>DDEH</sub> = 3.3 V)<sup>1</sup>

Spec	Pad	SRC/DSC	Out Delay <sup>2,3</sup> $L \rightarrow H/H \rightarrow L \text{ (ns)}$	Rise/Fall <sup>4,3</sup> (ns)	Load Drive (pF)
1	Medium <sup>5</sup>	00	200/210	86/86	50
2			270/285	120/120	200
3		01	37/45	15.5/19	50
4			69/82	38/43	200
5		11	18/17	7.6/8.5	50
6			46/49	30/34	200

MPC5676R Microcontroller Data Sheet, Rev. 4

<sup>&</sup>lt;sup>2</sup> This parameter is supplied for reference and is not guaranteed by design and not tested.

This parameter is guaranteed by characterization before qualification rather than 100% tested.

Delay and rise/fall are measured to 20% or 80% of the respective signal.

<sup>&</sup>lt;sup>5</sup> Out delay is shown in Figure 7. Add a maximum of one system clock to the output delay for delay with respect to system clock.

<sup>&</sup>lt;sup>6</sup> Out delay is shown in Figure 7. Add a maximum of one system clock to the output delay for delay with respect to system clock.



- These are worst case values that are estimated from simulation and not tested. The values in the table are simulated at  $V_{DD}$  = 1.08 V to 1.32 V,  $V_{DDE}$  = 3.0 V to 3.6 V,  $V_{DDEH}$  = 3.0 V to 3.6 V,  $V_{DD33}$  and  $V_{DDSYN}$  = 3.0 V to 3.6 V,  $V_{A}$  =  $V_{$
- <sup>2</sup> This parameter is supplied for reference and is not guaranteed by design and not tested.
- <sup>3</sup> Delay and rise/fall are measured to 20% or 80% of the respective signal.
- <sup>4</sup> This parameter is guaranteed by characterization before qualification rather than 100% tested.
- <sup>5</sup> Out delay is shown in Figure 7. Add a maximum of one system clock to the output delay for delay with respect to system clock.





Figure 7. Pad Output Delay

# 4.12 AC Timing

# 4.12.1 Generic Timing Diagrams

The generic timing diagrams in Figure 8 and Figure 9 apply to all I/O pins with pad types F and MH. See Table 39 for the pad type for each pin.





A - Maximum Output Delay Time

B - Minimum Output Hold Time

Figure 8. Generic Output Delay/Hold Timing




Figure 9. Generic Input Setup/Hold Timing

# 4.12.2 Reset and Configuration Pin Timing

Table 31. Reset and Configuration Pin Timing<sup>1</sup>

Spec	Characteristic	Symbol	Min	Max	Unit
1	RESET Pulse Width	t <sub>RPW</sub>	10	_	t <sub>cyc</sub> <sup>2</sup>
2	RESET Glitch Detect Pulse Width	t <sub>GPW</sub>	2	_	t <sub>cyc</sub> <sup>2</sup>
3	PLLCFG, BOOTCFG, WKPCFG Setup Time to RSTOUT Valid	t <sub>RCSU</sub>	10	_	t <sub>cyc</sub> <sup>2</sup>
4	PLLCFG, BOOTCFG, WKPCFG Hold Time to RSTOUT Valid	t <sub>RCH</sub>	0	_	t <sub>cyc</sub> <sup>2</sup>

Reset timing specified at:  $V_{DDEH} = 3.0 \text{ V}$  to 5.25 V,  $V_{DD} = 1.08 \text{ V}$  to 1.32 V,  $T_{A} = T_{L}$  to  $T_{H}$ .

MPC5676R Microcontroller Data Sheet, Rev. 4



 $^2\,$  See Notes on  $t_{\rm cyc}$  on Table 28.




Figure 10. Reset and Configuration Pin Timing

# 4.12.3 IEEE 1149.1 Interface Timing

Table 32. JTAG Pin AC Electrical Characteristics<sup>1</sup>

Spec	Characteristic	Symbol	Min	Max	Unit
1	TCK Cycle Time	t <sub>JCYC</sub>	100	_	ns
2	TCK Clock Pulse Width (Measured at V <sub>DDE</sub> / 2)	t <sub>JDC</sub>	40	60	ns
3	TCK Rise and Fall Times (40%–70%)	t <sub>TCKRISE</sub>	_	3	ns
4	TMS, TDI Data Setup Time	t <sub>TMSS</sub> , t <sub>TDIS</sub>	5	_	ns
5	TMS, TDI Data Hold Time	t <sub>TMSH</sub> , t <sub>TDIH</sub>	25	_	ns
6	TCK Low to TDO Data Valid	t <sub>TDOV</sub>	_	10	ns
7	TCK Low to TDO Data Invalid	t <sub>TDOI</sub>	0	_	ns
8	TCK Low to TDO High Impedance	t <sub>TDOHZ</sub>	_	20	ns
9	JCOMP Assertion Time	t <sub>JCMPPW</sub>	100	_	ns
10	JCOMP Setup Time to TCK Low	t <sub>JCMPS</sub>	40	_	ns
11	TCK Falling Edge to Output Valid	t <sub>BSDV</sub>	_	50	ns



# Table 32. JTAG Pin AC Electrical Characteristics<sup>1</sup> (continued)

Spec	Characteristic	Symbol	Min	Max	Unit
12	TCK Falling Edge to Output Valid out of High Impedance	t <sub>BSDVZ</sub>	_	50	ns
13	TCK Falling Edge to Output High Impedance	CK Falling Edge to Output High Impedance t <sub>BSDHZ</sub> —			
14	Boundary Scan Input Valid to TCK Rising Edge	t <sub>BSDST</sub>	50	_	ns
15	TCK Rising Edge to Boundary Scan Input Invalid	t <sub>BSDHT</sub>	50	_	ns

JTAG timing specified at  $V_{DD}$  = 1.08 V to 1.32 V,  $V_{DDE}$  = 3.0 V to 3.6 V,  $V_{DD33}$  and  $V_{DDSYN}$  = 3.0 V to 3.6 V,  $V_{A}$  =  $V_{A}$  =  $V_{A}$  =  $V_{A}$  and  $V_{A}$  =  $V_{A}$ 




Figure 11. JTAG Test Clock Input Timing







Figure 12. JTAG Test Access Port Timing



MPC5676R Microcontroller Data Sheet, Rev. 4






Figure 14. JTAG Boundary Scan Timing

# 4.12.4 Nexus Timing

Table 33. Nexus Debug Port Timing<sup>1</sup>

Spec	Characteristic	Symbol	Min	Max	Unit
1	MCKO Cycle Time	t <sub>MCYC</sub>	2 <sup>2</sup>	8	t <sub>CYC</sub>
2	MCKO Duty Cycle	t <sub>MDC</sub>	40	60	%
3	MCKO Low to MDO Data Valid <sup>3</sup>	t <sub>MDOV</sub>	-0.1	0.2	t <sub>MCYC</sub>
4	MCKO Low to MSEO Data Valid <sup>3</sup>	t <sub>MSEOV</sub>	-0.1	0.2	t <sub>MCYC</sub>
5	MCKO Low to EVTO Data Valid <sup>3</sup>	t <sub>EVTOV</sub>	-0.1	0.2	t <sub>MCYC</sub>
6	EVTI Pulse Width	t <sub>EVTIPW</sub>	4.0	_	t <sub>TCYC</sub>
7	EVTO Pulse Width	t <sub>EVTOPW</sub>	1	_	t <sub>MCYC</sub>
8	TCK Cycle Time	t <sub>TCYC</sub>	4 <sup>4</sup>	_	t <sub>CYC</sub>
9	TCK Duty Cycle	t <sub>TDC</sub>	40	60	%
10	TDI, TMS Data Setup Time	t <sub>NTDIS</sub> , t <sub>NTMSS</sub>	8	_	ns

MPC5676R Microcontroller Data Sheet, Rev. 4



Table 33. Nexus Debug Port Timing<sup>1</sup> (continued)

Spec	Characteristic	Symbol	Min	Max	Unit
11	TDI, TMS Data Hold Time	T <sub>NTDIH</sub> , t <sub>NTMSH</sub>	5	_	ns
12	TCK Low to TDO Data Valid	t <sub>NTDOV</sub>	0	10	ns
13	RDY Valid to MCKO <sup>5</sup>	_	_	_	_
14	TDO hold time after TCLK low	t <sub>NTDOH</sub>	1	_	ns

All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal. Nexus timing specified at V<sub>DD</sub> = 1.08 V to 1.32 V, V<sub>DDE</sub> = 3.0 V to 3.6 V, V<sub>DD33</sub> and V<sub>DDSYN</sub> = 3.0 V to 3.6 V, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>, and C<sub>L</sub> = 30 pF with DSC = 0b10.

<sup>&</sup>lt;sup>5</sup> The  $\overline{\text{RDY}}$  pin timing is asynchronous to MCKO. The timing is guaranteed by design to function correctly.




Figure 15. Nexus Timings

The Nexus AUX port runs up to 82 MHz (pending characterization). Set NPC\_PCR[MKCO\_DIV] to correct division depending on the system frequency, not to exceed maximum Nexus AUX port frequency.

 $<sup>^3</sup>$  MDO,  $\overline{\text{MSEO}}$ , and  $\overline{\text{EVTO}}$  data is held valid until next MCKO low cycle.

<sup>&</sup>lt;sup>4</sup> Lower frequency is required to be fully compliant to standard.






Figure 16. Nexus TCK, TDI, TMS, TDO Timing

# 4.12.5 External Bus Interface (EBI) Timing

Table 34. Bus Operation Timing <sup>1</sup>

Spec	Characteristic	Symbol	66 MHz (Ext. Bus Freq) <sup>2</sup>		Unit	Notes
Spec	Characteristic	Symbol	Min	Max	Oilit	Notes
1	D_CLKOUT Period	t <sub>C</sub>	15.2	_	ns	Signals are measured at 50% V <sub>DDE</sub> .



# Table 34. Bus Operation Timing <sup>1</sup> (continued)

			66 MHz (Ext.	Bus Freq) <sup>2 3</sup>		
Spec	Characteristic	Symbol	Min	Max	Unit	Notes
2	D_CLKOUT Duty Cycle	t <sub>CDC</sub>	45%	55%	t <sub>C</sub>	
3	D_CLKOUT Rise Time	t <sub>CRT</sub>	_	_4	ns	
4	D_CLKOUT Fall Time	t <sub>CFT</sub>	_	4	ns	
5	D_CLKOUT Posedge to Output Signal Invalid or High Z (Hold Time)  D_ADD[9:30] D_BDIP D_CS[0:3] D_DAT[0:15] D_OE D_RD_WR D_TA D_TS D_WE[0:3]/D_BE[0:3]	tсон	1.0/1.5		ns	Hold time selectable via SIU_ECCR[EBTS] bit: EBTS = 0: 1.0 ns EBTS = 1: 1.5 ns
6	D_CLKOUT Posedge to Output Signal Valid (Output Delay)  D_ADD[9:30] D_BDIP D_CS[0:3] D_DAT[0:15] D_OE D_RD_WR D_TA D_TS D_WE[0:3]/D_BE[0:3]	<sup>t</sup> cov	_	8.5/9.0	ns	Output valid time selectable via SIU_ECCR[EBTS] bit: EBTS = 0: 8.5 ns EBTS = 1: 9.0 ns
7	Input Signal Valid to D_CLKOUT Posedge (Setup Time)  D_ADD[9:30] D_DAT[0:15] D_RD_WR D_TA D_TS	<sup>t</sup> CIS	5.0/4.5		ns	Input setup time selectable via SIU_ECCR[EBTS] bit: EBTS = 0; 5.0ns EBTS = 1; 4.5ns
8	D_CLKOUT Posedge to Input Signal Invalid (Hold Time)  D_ADD[9:30] D_DAT[0:15] D_RD_WR D_TA D_TS	<sup>t</sup> CIH	1.0	_	ns	
9	D_ALE Pulse Width	t <sub>APW</sub>	6.5	_	ns	The timing is for Asynchronous external memory system.
10	D_ALE Negated to Address Invalid	t <sub>AAI</sub>	2.0/1.0 <sup>5</sup>	_	ns	The timing is for Asynchronous external memory system. ALE is measured at 50% of VDDE.

MPC5676R Microcontroller Data Sheet, Rev. 4



- EBI timing specified at  $V_{DD}$  = 1.08 V to 1.32 V,  $V_{DDE}$  = 3.0 V to 3.6 V,  $V_{DD33}$  and  $V_{DDSYN}$  = 3.0 V to 3.6 V,  $T_A$  =  $T_L$  to  $T_H$ , and  $T_L$  = 30 pF with DSC = 0b10.
- <sup>2</sup> Speed is the nominal maximum frequency. Max speed is the maximum speed allowed including frequency modulation (FM).
- Depending on the internal bus speed, set the SIU\_ECCR[EBDF] bits correctly not to exceed maximum external bus frequency. The maximum external bus frequency is 66 MHz.
- <sup>4</sup> Refer to Fast pad timing in Table 29 and Table 30.
- <sup>5</sup> ALE hold time spec is temperature dependant. 1.0ns spec applies for temperature range -40 to 0 C. 2.0ns spec applies to temperatures > 0 C. This spec has no dependency on SIU\_ECCR[EBTS] bit.




Figure 17. D\_CLKOUT Timing







Figure 18. Synchronous Output Timing





**Figure 19. Synchronous Input Timing** 




Figure 20. ALE Signal Timing

# 4.12.6 External Interrupt Timing (IRQ Pin)

Table 35. External Interrupt Timing<sup>1</sup>

Spec	Characteristic	Symbol	Min	Max	Unit
1	IRQ Pulse Width Low	t <sub>IPWL</sub>	3	_	t <sub>cyc</sub> <sup>2</sup>
2	IRQ Pulse Width High	t <sub>IPWH</sub>	3	_	t <sub>cyc</sub> <sup>2</sup>
3	IRQ Edge to Edge Time <sup>3</sup>	t <sub>ICYC</sub>	6	_	t <sub>cyc</sub> <sup>2</sup>

<sup>&</sup>lt;sup>1</sup> IRQ timing specified at  $V_{DD}$  = 1.08 V to 1.32 V,  $V_{DDEH}$  = 3.0 V to 5.5 V,  $V_{DD33}$  and  $V_{DDSYN}$  = 3.0 V to 3.6 V,  $T_A$  =  $T_L$  to  $T_H$ .

<sup>&</sup>lt;sup>3</sup> Applies when IRQ pins are configured for rising edge or falling edge events, but not both.




Figure 21. External Interrupt Timing

# 4.12.7 eTPU Timing

Table 36. eTPU Timing<sup>1</sup>

Spec	Characteristic	Symbol	Min	Max	Unit
1	eTPU Input Channel Pulse Width	t <sub>ICPW</sub>	4	_	t <sub>cyc</sub> <sup>2</sup>
2	eTPU Output Channel Pulse Width	t <sub>OCPW</sub>	1 <sup>3</sup>	_	t <sub>cyc</sub> <sup>2</sup>

eTPU timing specified at  $V_{DD}$  = 1.08 V to 1.32 V,  $V_{DDEH}$  = 3.0 V to 5.5 V,  $V_{DD33}$  and  $V_{DDSYN}$  = 3.0 V to 3.6 V,  $V_{DD33}$  and  $V_{DD33}$  = 3.0 V to 3.6 V to 3.6 V,  $V_{DD33}$  and  $V_{DD33}$  = 3.0 V to 3.6 V to 3.6 V,  $V_{DD33}$  = 3.0 V to 3.6 V to 3.6 V,  $V_{DD33}$  = 3.0 V to 3.6 V to 3.6 V to 3.6 V,  $V_{DD33}$  = 3.0 V to 3.6 V to 3.6

<sup>&</sup>lt;sup>2</sup> See Notes on t<sub>cyc</sub> Table 28.

 $<sup>^{2}</sup>$  See Notes on  $t_{\rm cyc}$  Table 28.

<sup>&</sup>lt;sup>3</sup> This specification does not include the rise and fall times. When calculating the minimum eTPU pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).






Figure 22. eTPU Timing

# 4.12.8 eMIOS Timing

Table 37. eMIOS Timing<sup>1</sup>

Spec	Characteristic		Min	Max	Unit
1	eMIOS Input Pulse Width	t <sub>MIPW</sub>	4	_	t <sub>cyc</sub> <sup>2</sup>
2	eMIOS Output Pulse Width	t <sub>MOPW</sub>	1 <sup>3</sup>	_	t <sub>cyc</sub> <sup>2</sup>

eMIOS timing specified at  $V_{DD}$  = 1.08 V to 1.32 V,  $V_{DDEH}$  = 3.0 V to 5.5 V,  $V_{DD33}$  and  $V_{DDSYN}$  = 3.0 V to 3.6 V,  $T_A$  =  $T_L$  to  $T_H$ , and  $T_L$  = 50 pF with SRC = 0b00.

<sup>&</sup>lt;sup>2</sup> See Notes on t<sub>cyc</sub> on Table 28.

This specification does not include the rise and fall times. When calculating the minimum eMIOS pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).






Figure 23. eMIOS Timing

# 4.12.9 DSPI Timing

Table 38. DSPI Timing<sup>1,2</sup>

Spec	Characteristic	Symbol	Peripheral Bus Freq: 92 MHz		Unit
			Min	Max	
1	DSPI Cycle Time <sup>3, 4</sup> Master (MTFE = 0) Slave (MTFE = 0) Master (MTFE = 1) Slave (MTFE = 1)	t <sub>SCK</sub>	23.8	1800	ns
2	PCS to SCK Delay <sup>5</sup>	t <sub>CSC</sub>	12	_	ns
3	After SCK Delay <sup>6</sup>	t <sub>ASC</sub>	12	_	ns
4	SCK Duty Cycle	t <sub>SDC</sub>	0.4 * t <sub>SCK</sub>	0.6 * t <sub>SCK</sub>	ns
5	Slave Access Time (SS active to SOUT valid)	t <sub>A</sub>	_	25	ns
6	Slave SOUT Disable Time (SS inactive to SOUT High-Z or invalid)	t <sub>DIS</sub>	_	25	ns
7	PCSx to PCSS time	t <sub>PCSC</sub>	4	_	ns
8	PCSS to PCSx time	t <sub>PASC</sub>	5	_	ns



# Table 38. DSPI Timing<sup>1,2</sup> (continued)

Spec	Characteristic	Symbol	Peripheral Bus Freq: 92 MHz		Unit
			Min	Max	
9	Data Setup Time for Inputs  Master (MTFE = 0)  Slave  Master (MTFE = 1, CPHA = 0) <sup>7</sup> Master (MTFE = 1, CPHA = 1)	t <sub>SUI</sub>	27 10 7 27	_ _ _ _	ns ns ns
10	Data Hold Time for Inputs  Master (MTFE = 0)  Slave  Master (MTFE = 1, CPHA = 0) <sup>7</sup> Master (MTFE = 1, CPHA = 1)	<sup>t</sup> HI	-3 7 12 -3	_ _ _ _	ns ns ns
11	Data Valid (after SCK edge)  Master (MTFE = 0)  Slave  Master (MTFE = 1, CPHA = 0)  Master (MTFE = 1, CPHA = 1)  Master (LVDS)	t <sub>SUO</sub>	- - - -	10 30 20 10 5	ns ns ns ns
12	Data Hold Time for Outputs  Master (MTFE = 0)  Slave  Master (MTFE = 1, CPHA = 0)  Master (MTFE = 1, CPHA = 1)  Master (LVDS)	tно	-6 2.5 3 -7 -5	  -  -  -	ns ns ns ns

DSPI timing specified at  $V_{DD}$  = 1.08 V to 1.32 V,  $V_{DDEH}$  = 3.0 V to 5.5 V,  $V_{DD33}$  and  $V_{DDSYN}$  = 3.0 V to 3.6 V, and  $T_A$  =  $T_L$  to  $T_H$ 

The DSPI in this device can be configured to serialize data to an external device that implements the Microsecond Bus protocol. DSPI pins support 5 V logic levels or Low Voltage Differential Signalling (LVDS) for data and clock signals to improve high speed operation.

Speed is the nominal maximum frequency of platform clock (f<sub>platf</sub>). Max speed is the maximum speed allowed including frequency modulation (FM).

The minimum DSPI Cycle Time restricts the baud rate selection for given system clock rate. These numbers are calculated based on two devices communicating over a DSPI link.

<sup>&</sup>lt;sup>4</sup> The actual minimum SCK cycle time is limited by pad performance.

<sup>&</sup>lt;sup>5</sup> The maximum value is programmable in DSPI\_CTAR*n*[PSSCK] and DSPI\_CTAR*n*[CSSCK].

<sup>&</sup>lt;sup>6</sup> The maximum value is programmable in DSPI\_CTAR*n*[PASC] and DSPI\_CTAR*n*[ASC].

<sup>&</sup>lt;sup>7</sup> This number is calculated assuming the SMPL\_PT bit-field in DSPI\_MCR is set to 0b10.






Figure 24. DSPI Classic SPI Timing — Master, CPHA = 0




Figure 25. DSPI Classic SPI Timing — Master, CPHA = 1






Figure 26. DSPI Classic SPI Timing — Slave, CPHA = 0




Figure 27. DSPI Classic SPI Timing — Slave, CPHA = 1






Figure 28. DSPI Modified Transfer Format Timing — Master, CPHA = 0




Figure 29. DSPI Modified Transfer Format Timing — Master, CPHA = 1






Figure 30. DSPI Modified Transfer Format Timing — Slave, CPHA = 0




Figure 31. DSPI Modified Transfer Format Timing — Slave, CPHA = 1






Figure 32. DSPI PCS Strobe (PCSS) Timing



# 5 Package Information

# 5.1 416-Pin Package

The package drawings of the 416-pin TEPBGA package are shown in Figure 33 and Figure 34.




Figure 33. 416 TEPBGA Package (1 of 2)

MPC5676R Microcontroller Data Sheet, Rev. 4



### **Package Information**

### NOTES:

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

<u>3.</u>

MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.

DATUM A, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

	SCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: 416 I/O, PBGA		DOCUMENT NO	): 98ARE10523D	REV: A	
27 X 27 PKG,			CASE NUMBER	2: 1494-01	13 JUL 2005
	1 MM PITCH (OMPA	C)	STANDARD: JE	DEC MS-034 AAL-1	


Figure 34. 416 TEPBGA Package (2 of 2)

MPC5676R Microcontroller Data Sheet, Rev. 4



# 5.2 516-Pin Package

The package drawings of the 516-pin TEPBGA package are shown in Figure 35 and Figure 36.



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: 516 I/O, PBGA		DOCUMENT NO	): 98ARS10503D	REV: B
27 X 27 PKG,		CASE NUMBER	R: 1164A-01	09 AUG 2005
1 MM PITCH (OMP)	AC)	STANDARD: JE	DEC MS-034 AAL-1	

Figure 35. 516 TEPBGA Package (1 of 2)

MPC5676R Microcontroller Data Sheet, Rev. 4



### **Package Information**

### NOTES:

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

3. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.

DATUM A, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

5. PACKAGE CODES: 5193 & 5198.

	ALE SEMICONDUCTOR, INC. L RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE:	516 I/O, PBGA		DOCUMENT NO	): 98ARS10503D	REV: B
	27 X 27 PKG,		CASE NUMBER	R: 1164A-01	09 AUG 2005
	1 MM PITCH (OMPA	C)	STANDARD: JE	DEC MS-034 AAL-1	

Figure 36. 516 TEPBGA Package (2 of 2)

MPC5676R Microcontroller Data Sheet, Rev. 4

59



# 6 Product Documentation

This data sheet is labeled as a particular type: Product Preview, Advance Information, or Technical Data. Definitions of these types are available at: http://www.nxp.com.

The following documents are required for a complete description of the device and are necessary to design properly with the parts:

• MPC5676R RM Microprocessor Reference Manual (document number MPC5676RRM)

MPC5676R Microcontroller Data Sheet, Rev. 4

# Appendix A Signal Properties and Muxing

The following table shows the signals properties for each pin on the MPC5676R. For each port pin that has an associated SIU\_PCRn register to control its pin properties, the supported functions column lists the functions associated with the programming of the SIU\_PCRn[PA] bit in the order: Primary function (P), Function 2 (F2), Function 3 (F3), and GPIO (G). See Figure 37.




Figure 37. Supported Functions Example

Table 39. Signal Properties and Muxing Summary

	age tion	919		<del>Х</del>				97			
	Package Location	914		L1				7			
	State after	RESET <sup>8</sup>		dn/—				—/WKPCFG			
	State during	200		dn/—				—/WKPCFG			
, n	<sup>6</sup> əgsî	ΙοV		V <sub>DDЕН1</sub>				V <sub>DDЕН1</sub>			
	⊥∕ype <sup>5</sup>	Pad		Ψ				M			
8	noito	Dire		_	_	1	<u>Q</u>	<u>Q</u>	0	I	0/
	Function Summary		eTPU_A	eTPU A TCR clock	External interrupt request	I	GPIO	eTPU A channel	eTPU A channel (output only)	I	GPIO
	Function <sup>4</sup>			TCRCLKA	IRQ7	1	GPIO113	ETPUA0	ETPUA12	Ι	GPIO114
	∀\G <sub>3</sub>	//d		Ь	A1	A2	ტ	۵	A1	A2	Ŋ
	Signal Name <sup>2</sup>			113 TCRCLKA_IRQ7_	GPI0113			ETPUA0_ETPUA12_	GPIO114		
	)/PCR1	OPIC		113				114			

# Table 39. Signal Properties and Muxing Summary (continued)

ETPUA1_ETPUA13_	NPCR1	Signal Name <sup>2</sup>	√\63	Function <sup>4</sup>	Function Summary	noito	<sub>2</sub> λbe	<sub>9</sub> ə6e <sub>9</sub>	State during	State after	Package Location	age tion
ETPUA1_ETPUA13			//d			Dire	Pad	iloV	Z E S E S E S E S E S E S E S E S E S E	RESET <sup>8</sup>	914	919
### ETPUA13    A2		ETPUA1_	۵	ETPUA1	eTPU A channel	<u>Q</u>	MH	<b>У</b> ррен1	—/WKPCFG	—/WKPCFG	L3	17
ETPUA2_ETPUA14_ GPIO116 ETPUA3_ETPUA14_ ETPUA3_ETPUA15_ GPIO117 ETPUA4_ETPUA15_ ETPUA4_ETPUA16_ GPIO118 ETPUA4_ETPUA16_ GPIO118 ETPUA4_ETPUA16_ GPIO119 ETPUA5_ETPUA17_ GGPIO119 ETPUA6_ETPUA18_ GGPIO119 ETPUA6_ETPUA18_ GGPIO119 ETPUA6_ETPUA18_ GGPIO120 A1 ETPUA6 GPIO120 A1 ETPUA6		GPI0115	A1	ETPUA13	eTPU A channel (output only)	0						
G GPIO115			A2	I	I	I						
ETPUA2_ETPUA14_  GPI0116  ETPUA3_ETPUA15_  G GPI0116  G GPI0116  G GPI0116  G GPI0117  A2 —  G GPI0117  A2 —  G GPI0117  A2 —  G GPI0117  A2 —  G GPI0118  A1 ETPUA16  G GPI0118  A2 —  G GPI0119  A1 ETPUA6  G GPI0119  A2 —  A2 —  G GPI0119  A2 —  A2 —  A2 —  G GPI0119  A1 ETPUA17  A2 —  G GPI0119  A1 ETPUA18  A2 —  A3 ETPUA17  A2 —  A4 ETPUA18  A2 —  A3 ETPUA18  A2 —  A4 ETPUA18  A2 —  A2 —  A4 ETPUA18  A2 —  A2 —  A3 ETPUA18  A4 ETPUA18  A5 —  A7 ETPUA18  A7 ETPUA18  A8 —  A8 —  A8 —  A9 —  A			Ö	GPIO115	GPIO	<u>Q</u>						
ETPUA14	9		Д	ETPUA2	eTPU A channel	0	MH	<b>У</b> ррен1	—/WKPCFG	—/WKPCFG	L4	J2
ETPUA3_ETPUA15_		GPI0116	A1	ETPUA14	eTPU A channel (output only)	0						
G GPIO116			A2	1	I							
ETPUA3_ETPUA15_  GPI0117  ETPUA4_ETPUA16_  G GPI0117  ETPUA4_ETPUA16_  G GPI0118  ETPUA5_ETPUA16_  G GPI0118  ETPUA5_ETPUA17  G GPI0118  ETPUA5_ETPUA17  A2 —  G GPI0118  ETPUA6_ETPUA18  G GPI0119  A1 ETPUA6  G GPI0119  A2 —  A2 —  G GPI0119  A1 ETPUA6  G GPI0119  A2 —  A2 —  A1 ETPUA6  A2 —  A2 —  A2 —  A1 ETPUA17  A2 —  A3 ETPUA18  A4 ETPUA18  A5 —  A7 ETPUA18			Ŋ	GPIO116	GPIO	0						
ETPUA15   A2	7		۵	ETPUA3	eTPU A channel	0	MH	<b>У</b> ррен1	—/WKPCFG	—/WKPCFG	조	Ŧ
ETPUA4_ETPUA16		GPIO117	A1	ETPUA15	eTPU A channel (output only)	0						
G GPIO117			A2	1	T	1						
ETPUA4_ETPUA16_			Ŋ	GPIO117	GPIO	<u>Q</u>						
ETPUA16	ω	ETPUA4_	۵	ETPUA4	eTPU A channel	0	MH	<b>У</b> ррен1	/WKPCFG	—/WKPCFG	2	47
A2		GPI0118	H	ETPUA16	eTPU A channel (output only)	0						
G GPIO118  ETPUA5_ETPUA17_			A2	1	E	1						
ETPUA5_ETPUA17_  GPI0119  A1 ETPUA17  A2 —  G GPI0119  ETPUA6_ETPUA18_  GPI0120  A1 ETPUA18  A2 —  A3 ETPUA18			ტ	GPIO118	GPIO	<u>Q</u>						
ETPUA17	6		۵	ETPUA5	eTPU A channel	<u>Q</u>	MH	<b>У</b> ррен1	—/WKPCFG	—/WKPCFG	చ	Ŧ
A2 —  G GPIO119  G PIO120  A1 ETPUA6  A2 —  A2 —  A3 —  A42 —		eF10179	<b>A</b> 1	ETPUA17	eTPU A channel (output only)	0						
GPIO120  GPIO120  A1 ETPUA18  A2 —			A2	1	T	I						
ETPUA6_ETPUA18_ P ETPUA6 GPIO120 A1 ETPUA18 A2 —			Ŋ	GPIO119	GPIO	0						
A1 ETPUA18 A2 —	1 23		۵	ETPUA6	eTPU A channel	0	MH	<b>У</b> ррен1	/WKPCFG	—/WKPCFG	<del>7</del>	K5
1		GPIO120	A1	ETPUA18	eTPU A channel (output only)	0						
			A2	I	I	I						
GPIO120			Ŋ	GPIO120	GPIO	0/						

Table 39. Signal Properties and Muxing Summary (continued)

Signal Name <sup>2</sup>	∕\@ <sub>3</sub>	Function <sup>4</sup>	Function Summary	ction	<b>⊥λbe</b> ₂	<sub>9</sub> a6e	State during	State after	Package Location	age
•	//d			Dire	Pad	NoV	Z E E E E	RESET <sup>8</sup>	914	919
ETPUA7_ETPUA19_	Ь	ETPUA7	eTPU A channel	<u>Q</u>	МН	<b>У</b> ррен1	—/WKPCFG	—/WKPCFG	11	H2
<b>5</b> -	H4	ETPUA19	eTPU A channel (output only)	0						
	A2	I	I	1						
	g	GPIO121	GPIO	<u>Q</u>						
ETPUA8_ETPUA20_	Ь	ETPUA8	eTPU A channel	<u>Q</u>	МН	<b>У</b> ррен1	—/WKPCFG	—/WKPCFG	JZ	Н3
7	H4	ETPUA20	eTPU A channel (output only)	0						
	A2	1	I	I						
	g	GPIO122	GPIO	<u>Q</u>						
ETPUA9_ETPUA21_	Ь	ETPUA9	eTPU A channel	<u>Q</u>	MH	<b>У</b> ррен1	—/WKPCFG	—/WKPCFG	J3	13
£3	A1	ETPUA21	eTPU A channel (output only)	0						
	A2	ı		1						
	g	GPIO123	GPIO	<u>Q</u>						
ETPUA10_ETPUA22_	Ь	ETPUA10	eTPU A channel	<u>0</u>	MH	<b>У</b> ррен1	—/WKPCFG	—/WKPCFG	J4	K6
4	A1	ETPUA22	eTPU A channel (output only)	0						
	A2	I		1						
	g	GPIO124	GPIO	<u>Q</u>						
ETPUA11_ETPUA23_	Ь	ETPUA11	eTPU A channel	0	MH	<b>У</b> ррен1	—/WKPCFG	—/WKPCFG	Ħ	G1
75	A1	ETPUA23	eTPU A channel (output only)	0						
	A2	1	I							
	g	GPIO125	GPIO	<u>Q</u>						
ETPUA12_PCSB1_	Ь	ETPUA12	eTPU A channel	0	MH	<b>У</b> ррен1	—/WKPCFG	—/WKPCFG	H2	35
97	A1	PCSB1	DSPI B peripheral chip select	0						
	A2	I	I	I						
	g	GPIO126	GPIO	<u>Q</u>						

Table 39. Signal Properties and Muxing Summary (continued)

٧	Function <sup>4</sup>	Function Summary	ection	I Type <sup>5</sup>	<sup>6</sup> əgstl	State during RESET <sup>7</sup>	State	Package Location	age tion
			nia	Pad	IoV	: !	RESET	917	919
죠	ETPUA13	eTPU A channel	<u>0</u>	MH	V <sub>DDEH1</sub>	—/WKPCFG	—/WKPCFG	¥	G2
PCSB3	33	DSPI B peripheral chip select	0						
		I	I						
Ö	GPIO127	GPIO	<u>Q</u>						
PU	ETPUA14	eTPU A channel	<u>Q</u>	MH	V <sub>DDЕН1</sub>	—/WKPCFG	—/WKPCFG	H3	H5
PCSB4	4	DSPI B peripheral chip select	0						
		1	1						
GPI0128	28	GPIO	<u>Q</u>						
ETPUA15	115	eTPU A channel	<u>Q</u>	МН	V <sub>DDЕН1</sub>	—/WKPCFG	—/WKPCFG	G1	G3
PCSB5		DSPI B peripheral chip select	0						
		1	1						
GPIO129	59	GPIO	<u>Q</u>						
ETPUA16	16	eTPU A channel	<u>Q</u>	МН	V <sub>DDEH1</sub>	—/WKPCFG	—/WKPCFG	<b>G</b> 2	9Н
PCSD1		DSPI D peripheral chip select	0						
		_	I						
GPIO130	30	OId9	0/1						
ETPUA17	417	eTPU A channel	<u>Q</u>	МН	<b>У</b> ррен1	—/WKPCFG	—/WKPCFG	63	G4
PCSD2	2	DSPI D peripheral chip select	0						
		I	I						
GPI0131	131	GPIO	<u>Q</u>						
E.	ETPUA18	eTPU A channel	<u>Q</u>	MH	<b>У</b> ррен1	—/WKPCFG	—/WKPCFG	G4	G5
S	PCSD3	DSPI D peripheral chip select	0						
		1	1						
2	GPIO132	GPIO	0/1						

# Table 39. Signal Properties and Muxing Summary (continued)

Package Location	919	F1				F2				F3				F4				E1				E2			
Pack	917	F1				F2				F3				F4				E1				E2			
State after	RESET <sup>8</sup>	—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG			
State during	YEOF!	—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG			
ege <sup>6</sup>	ΝοV	V <sub>DDEH1</sub>				V <sub>DDЕН1</sub>				V <sub>DDEH1</sub>				V <sub>DDEH1</sub>				V <sub>DDЕН1</sub>				V <sub>DDЕН1</sub>			
<sub>2</sub> λβος	Pad	MH				Ψ				MH				MH				Ψ				MH			
noito	Dire	0/	0		0/	0/1	_		0/	0/	_	1	0/	0/	_		9	0/	_	1	0/	0/1	_		0/1
Function Summary		eTPU A channel	DSPI D peripheral chip select	I	GPIO	eTPU A channel	External interrupt request	I	GPIO	eTPU A channel	External interrupt request	I	GPIO	eTPU A channel	External interrupt request	I	GPIO	eTPU A channel	External interrupt request	I	GPIO	eTPU A channel	External interrupt request	I	GPIO
Function <sup>4</sup>		ETPUA19	PCSD4	I	GPIO133	ETPUA20	IRQ8		GPIO134	ETPUA21	IRQ9	I	GPIO135	ETPUA22	IRQ10	I	GPIO136	ETPUA23	IRQ11	I	GPIO137	ETPUA24	IRQ12	I	GPIO138
√\G <sub>3</sub>	//d	Ь	A1	A2	Ŋ	А	A1	A2	ŋ	А	A1	A2	g	Ь	A1	A2	O	Д	A1	A2	g	Ь	A1	A2	ß
Signal Name <sup>2</sup>	1	ETPUA19_PCSD4_	GPIO133			ETPUA20_IRQ8_	GPI0134			ETPUA21_IRQ9_	GPIO135			ETPUA22_IRQ10_	GPIOTSB			ETPUA23_IRQ11_	GPIO137			ETPUA24_IRQ12_	GPI0138		
)/PCR1	OIG	133				134				135				136				137				138			

Table 39. Signal Properties and Muxing Summary (continued)

Downloaded from Arrow.com.

rage Ition	919	E3				E4				5				D2				D3				5			
Package Location	914	E3				E4				Б				D2				D3				CJ			
State after	RESET <sup>8</sup>	—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG			
State during	YEO E	—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG			
<sub>9</sub> ə6eş	NoV	<b>У</b> ррен1				<b>У</b> ррен1				V <sub>DDЕН1</sub>				<b>У</b> ррен1				V <sub>DDЕН1</sub>				<b>У</b> ррен1			
⊥λbe <sub>2</sub>	Pad	Ψ				Η				Ψ				Ψ				MH				Η			
noito	Dire	<u>Q</u>	_	1	0	0/	-	I	0/	0	_	1	0/	<u>Q</u>	0	1	0/1	<u>Q</u>	0	I	<u>Q</u>	0/	0	I	<u>Q</u>
Function Summary		eTPU A channel	External interrupt request	T	GPIO	eTPU A channel	External interrupt request	I	GPIO	eTPU A channel	External interrupt request	I	GPIO	eTPU A channel	DSPI C peripheral chip select	I	GPIO	eTPU A channel	DSPI C peripheral chip select	I	GPIO	eTPU A channel	DSPI C peripheral chip select	I	GPIO
Function <sup>4</sup>		ETPUA25	IRQ13	_	GPIO139	ETPUA26	IRQ14		GPIO140	ETPUA27	IRQ15	I	GPIO141	ETPUA28	PCSC1	_	GPIO142	ETPUA29	PCSC2		GPIO143	ETPUA30	PCSC3		GPI0144
√\@ <sub>3</sub>	//d	Ь	H4	A2	g	Ь	A1	A2	Ŋ	Ь	H	A2	Ŋ	Ь	A1	A2	g	Ь	H	A2	ŋ	Ь	<b>A</b> 1	A2	9
Signal Name <sup>2</sup>	1	ETPUA25_IRQ13_	GP10138			ETPUA26_IRQ14_	GPIO140			ETPUA27_IRQ15_	GPI0141			ETPUA28_PCSC1_	GPI0142				GPI0143			ETPUA30_PCSC3_	GPI0144		
)/PCR1	оно	139				140				141				142				143				144		_	

# Table 39. Signal Properties and Muxing Summary (continued)

Signal Name <sup>2</sup>	<b>₽\</b> \G3	Function <sup>4</sup>	Function Summary	noitoe	∑ype <sup>5</sup>	<sup>6</sup> 9gst	State during RESET <sup>7</sup>	State after	Package Location	age tion
	/d			Dire	Ьзд	ΙοV		RESET	914	919
ETPUA31_PCSC4_	۵	ETPUA31	eTPU A channel	9	Ψ	<b>У</b> ррен1	—/WKPCFG	—/WKPCFG	C2	C2
	¥	PCSC4	DSPI C peripheral chip select	0						
	<b>A</b> 2	ı		I						
	ტ	GPIO145	GPIO	9						
			eTPU_B							
TCRCLKB_IRQ6_	۵	TCRCLKB	eTPU B TCR clock	_	Ξ	V <sub>DDЕН6</sub>	dn/—	dn/—	T23	V25
	<b>A</b>	IRQ6	External interrupt request	_						
	<b>A</b> 2	I	I	I						
	ტ	GPIO146	GPIO	9						
ETPUB0_ETPUB16_	۵	ETPUBO	eTPU B channel	9	Ψ	V <sub>DDЕН6</sub>	—/WKPCFG	—/WKPCFG	T24	V26
	<b>A</b>	ETPUB16	eTPU B channel (output only)	0						
	<b>A</b> 2	I	T	I						
	ტ	GPIO147	GPIO	9						
ETPUB1_ETPUB17_	۵	ETPUB1	eTPU B channel	9	MH	V <sub>DDЕН6</sub>	—/WKPCFG	—/WKPCFG	T25	U22
	F F	ETPUB17	eTPU B channel (output only)	0						
	A2	ı	I							
	ŋ	GPIO148	GPIO	9						
ETPUB2_ETPUB18_	۵	ETPUB2	eTPU B channel	0	Ξ	V <sub>DDЕН6</sub>	—/WKPCFG	—/WKPCFG	T26	U23
	A T	ETPUB18	eTPU B channel (output only)	0						
	<b>A</b> 2	I	1	I						
	ტ	GPIO149	GPIO	9						
ETPUB3_ETPUB19_	Ъ	ETPUB3	eTPU B channel	9	MH	V <sub>DDЕН6</sub>	—/WKPCFG	—/WKPCFG	R23	T22
	¥	ETPUB19	eTPU B channel (output only)	0						
	<b>A</b> 2	I	I	I						
	ტ	GPIO150	GPIO	9						

Table 39. Signal Properties and Muxing Summary (continued)

Package Location	919	U24				U25				N26				T23				T24				R22			
Pa	917	R24				R25				R26				P23				P24				P25			
State after	RESET <sup>8</sup>	—/WKPCFG																							
State during		—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG			
<sup>9</sup> əgsi	lοV	V <sub>DDЕН6</sub>																							
∑ype <sup>5</sup>	Pad	MH																							
uoitoe	Dire	0/	0	1	0/	0/1	0		0/1	0/	0	I	9	0/	0	1	0/I	0/	0		0/1	0/1	0	I	0
Function Summary		eTPU B channel	eTPU B channel (output only)	I	GPIO	eTPU B channel	eTPU B channel (output only)	I	GPIO	eTPU B channel	eTPU B channel (output only)	I	GPIO	eTPU B channel	eTPU B channel (output only)	I	GPIO	eTPU B channel	eTPU B channel (output only)	I	GPIO	eTPU B channel	eTPU B channel (output only)	I	OBD
Function <sup>4</sup>		ETPUB4	ETPUB20	_	GPIO151	ETPUBS	ETPUB21	ı	GPIO152	ETPUB6	ETPUB22	-	GPIO153	ETPUB7	ETPUB23	_	GPIO154	ETPUB8	ETPUB24	1	GPIO155	ETPUB9	ETPUB25	ı	GPI0156
€9/A	//d	Ь	<b>A</b>	A2	ტ	۵	Ą	A2	ტ	۵	F4	A2	g	۵	<b>A</b>	A2	ŋ	۵	H4	A2	ŋ	۵	F4	A2	ŋ
Signal Name <sup>2</sup>		ETPUB4_ETPUB20_	GPIOISI			ETPUB5_ETPUB21_	GPI0152			ETPUB6_ETPUB22_	GPI0153			ETPUB7_ETPUB23_	GPIO154			ETPUB8_ETPUB24_	GNO133			ETPUB9_ETPUB25_	GPI0156		
)\PCR1	омо	151				152				153				154				155				156		_	

# Table 39. Signal Properties and Muxing Summary (continued)

)/PCR1	Signal Name <sup>2</sup>	<sup>€</sup> 9\A	Function <sup>4</sup>	Function Summary	uoito	<sub>2</sub> ay	<sup>6</sup> əgst	State during	State after	Pac	Package Location
OPIC		/d			Dire	Pad	ΙοV	101	RESET	914	919
157	ETPUB10_ETPUB26_	Ь	ETPUB10	eTPU B channel	<u>Q</u>	MH	V <sub>DDЕН6</sub>	—/WKPCFG	—/WKPCFG	P26	T25
	GPIOTS/	A1	ETPUB26	eTPU B channel (output only)	0						
		A2	Ι	I	I						
		g	GPIO157	GPIO	9						
158	ETPUB11_ETPUB27_	Ь	ETPUB11	eTPU B channel	9	MH	V <sub>DDE</sub> н6	—/WKPCFG	—/WKPCFG	N24	T26
	GPI0158	A1	ETPUB27	eTPU B channel (output only)	0						
		A2	ı	I	I						
		ල	GPIO158	GPIO	9						
159	ETPUB12_ETPUB28_	Ь	ETPUB12	eTPU B channel	<u>Q</u>	MH	V <sub>DDЕН6</sub>	—/WKPCFG	—/WKPCFG	N25	R23
	GPI0159	A1	ETPUB28	eTPU B channel (output only)	0						
		A2	I	I							
		g	GPIO159	GPIO	9						
160	ETPUB13_ETPUB29_	Ь	ETPUB13	eTPU B channel	<u>Q</u>	MH	V <sub>DDЕН6</sub>	—/WKPCFG	—/WKPCFG	N26	P22
	GPI0160	A1	ETPUB29	eTPU B channel (output only)	0						
		A2	I	ſ	I						
		g	GPIO160	GPIO	9						
161	ETPUB14_ETPUB30_	Ь	ETPUB14	eTPU B channel	0/1	МН	V <sub>DDЕН6</sub>	—/WKPCFG	—/WKPCFG	M25	R24
	191019	A1	ETPUB30	eTPU B channel (output only)	0						
		A2	Ι	1	l						
		g	GPIO161	GPIO	9						
162	ETPUB15_ETPUB31_	Ь	ETPUB15	eTPU B channel	9	MH	V <sub>DDЕН6</sub>	—/WKPCFG	—/WKPCFG	M24	R25
	GPI0162	A1	ETPUB31	eTPU B channel (output only)	0						
		A2	I	I							
		Э	GPIO162	GPIO	0						

Table 39. Signal Properties and Muxing Summary (continued)

Signa	Signal Name <sup>2</sup>	√\G <sub>3</sub>	Function <sup>4</sup>	Function Summary	noito	∑ype <sup>5</sup>	ege;	State during	State after	Package Location	age tion
•		//d			Dire	Pad	NoV	Y E	RESET <sup>8</sup>	914	919
ETPUB16_PCSA1	CSA1_	۵	ETPUB16	eTPU B channel	9	МН	V <sub>DDЕН6</sub>	—/WKPCFG	—/WKPCFG	N26	V24
GPIO163		A1	PCSA1	DSPI A peripheral chip select	0						
		A2	I	I	I						
		ര	GPIO163	GPIO	0						
ETPUB17_PCSA2	CSA2_	۵	ETPUB17	eTPU B channel	<u>Q</u>	МН	V <sub>DDЕН6</sub>	—/WKPCFG	—/WKPCFG	U25	T21
GPIO164		A1	PCSA2	DSPI A peripheral chip select	0						
		A2	I	ı	I						
		ര	GPIO164	GPIO	<u>Q</u>						
ETPUB18_PCSA3	CSA3_	۵	ETPUB18	eTPU B channel	<u>Q</u>	МН	V <sub>ррен6</sub>	—/WKPCFG	—/WKPCFG	U24	W26
GPI0165		A1	PCSA3	DSPI A peripheral chip select	0						
		A2	ı		1						
		Ö	GPIO165	GPIO	<u>Q</u>						
ETPUB19_PCSA4_	CSA4_	۵	ETPUB19	eTPU B channel	<u>Q</u>	МН	V <sub>ррен6</sub>	—/WKPCFG	—/WKPCFG	U23	W25
GPI0166		A1	PCSA4	DSPI A peripheral chip select	0						
		A2	ı	I	1						
		G	GPIO166	GPIO	9						
ETPUB20_		۵	ETPUB20	eTPU B channel	<u>Q</u>	MH	V <sub>ррен6</sub>	—/WKPCFG	—/WKPCFG	V26	W24
GPI0167		A1	I	I	1						
		A2	I	I	1						
		ര	GPIO167	GPIO	0						
ETPUB21_		۵	ETPUB21	eTPU B channel	<u>Q</u>	МН	V <sub>ррен6</sub>	—/WKPCFG	—/WKPCFG	V25	V22
GPI0168		A1	I	I	1						
		A2	I	I	I						
		ŋ	GPIO168	GPIO	<u>Q</u>						

Table 39. Signal Properties and Muxing Summary (continued)

)/PCR1	Signal Name <sup>2</sup>	\G3	Function <sup>4</sup>	Function Summary	noita	<sub>2</sub> λbe <sub>2</sub>	<sup>6</sup> 996	State during	State after	Package Location	age tion
OPIC		//d			Dire	Pad	·ΙοV	1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	RESET <sup>8</sup>	917	919
169	ETPUB22_	Ь	ETPUB22	eTPU B channel	<u>Q</u>	MH	V <sub>DDEН6</sub>	—/WKPCFG	—/WKPCFG	V24	V23
	891.OLL5	H41	I	I	I						
		A2	I	I	I						
		g	GPIO169	GPIO	<u>Q</u>						
170	ETPUB23_	Ь	ETPUB23	eTPU B channel	<u>0</u>	MH	V <sub>DDЕН6</sub>	—/WKPCFG	—/WKPCFG	W26	U21
	GPI0170	A1	I	I							
		A2	I	I	I						
		g	GPIO170	GPIO	<u>0</u>						
171	ETPUB24_	Ь	ETPUB24	eTPU B channel	<u>Q</u>	MH	V <sub>DDЕН6</sub>	—/WKPCFG	—/WKPCFG	W25	Y25
	GPI0171	A1	I	I	I						
		A2	I	1	I						
		g	GPIO171	GPIO	<u>Q</u>						
172	ETPUB25_	Ь	ETPUB25	eTPU B channel	<u>Q</u>	MH	V <sub>DDЕН6</sub>	—/WKPCFG	—/WKPCFG	W24	W21
	GPI0172	A1	I	I	1						
		A2	I	I	1						
		Э	GPIO172	GPIO	<u>Q</u>						
173	ETPUB26_	Ь	ETPUB26	eTPU B channel	<u>Q</u>	МН	V <sub>DDЕН6</sub>	—/WKPCFG	—/WKPCFG	V23	Y23
	GPI0173	A1	I	I	1						
		A2	I	I	I						
		g	GPIO173	GPIO	<u>Q</u>						
174	ETPUB27_	Ь	ETPUB27	eTPU B channel	<u>Q</u>	MH	V <sub>DDЕН6</sub>	—/WKPCFG	—/WKPCFG	Y25	Y24
	4 4 7 10 14	A1	I	I	I						
		A2	I	I	I						
		g	GPIO174	GPIO	0/						

Table 39. Signal Properties and Muxing Summary (continued)

Package Location	919	AA24				W22				AB24				Y22					F22				C25			
Pack	917	Y24				Y23				AA24				AB24					B26				C25			
State after	RESET <sup>8</sup>	—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG					dn/—				—/WKPCFG			
State during	YE OF	—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG					dn/—				—/WKPCFG			
<sup>9</sup> əgsi	ΝοV	Уррен6				V <sub>DDЕН6</sub>				<b>У</b> ррен6				V <sub>DDЕН6</sub>					V <sub>DDEH7</sub>				V <sub>DDEH7</sub>			
<b>Type<sup>5</sup></b>	Pad	МН				MH				МН				МН					MH				МН			
noito	Dire	<u>Q</u>	1	1	<u>Q</u>	0/1	1	1	<u>Q</u>	<u>Q</u>	1	I	<u>Q</u>	<u>Q</u>	1	I	0/		_	1	1	<u>Q</u>	<u>Q</u>	1	1	9
Function Summary		eTPU B channel	1	I	GPIO	eTPU B channel	I	1	GPIO	eTPU B channel	I	I	GPIO	eTPU B channel	I	I	GPIO	eTPU_C	eTPU C TCR clock	I	1	GPIO	eTPU C channel	ı	I	GPIO
Function <sup>4</sup>		ETPUB28	I	I	GPIO175	ETPUB29	I	I	GPIO176	ETPUB30	1	I	GPIO177	ETPUB31	I	I	GPIO178		TCRCLKC	I	-	GPIO440	ETPUC0	1	I	GPIO441
√\G <sub>3</sub>	//d	۵	<b>A</b> 1	A2	ŋ	۵	H	A2	O	۵	<b>A</b>	A2	Ö	۵	<b>A</b> 1	A2	Ö		۵	<b>A</b> 1	A2	Ŋ	۵	H	A2	თ
Signal Name <sup>2</sup>	1		GPIO175			<u> </u>	GPI01/6			ETPUB30_	GPI0177				GPI01/8				TCRCLKC_	GP10440				GPIO441		
)/PCR1	0149	175				176				177				178					440				441			

# Table 39. Signal Properties and Muxing Summary (continued)

Figure 2   Figure 3   Figure 3	\PCR1	Signal Name <sup>2</sup>	√\G <sub>3</sub>	Function <sup>4</sup>	Function Summary	noito	<b>∑</b> λbe <sup>5</sup>	96e	State during	State after	Package Location	age
ETPUC1_         P         ETPUC channel         I/O         MH         V <sub>DDEH7</sub> —/WKPCFG           GPIO442_         A1         — <th>บเฯย</th> <th>,</th> <th>//d</th> <th></th> <th></th> <th>Dire</th> <th>Pad</th> <th></th> <th>7 1 1 1 1</th> <th>RESET<sup>8</sup></th> <th>917</th> <th>919</th>	บเฯย	,	//d			Dire	Pad		7 1 1 1 1	RESET <sup>8</sup>	917	919
Figure 2	42	1	۵	ETPUC1	eTPU C channel	<u>Q</u>	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	C26	C26
ETPUC2_         C         — </td <td></td> <td>GP10442</td> <td>H</td> <td>I</td> <td>I</td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>		GP10442	H	I	I	1						
ETPUC2         ETPUC3         GPIO442         GPIO         FTPU C channel         I/O         MH         V <sub>DDEH7</sub> —/WKPCFG           GPIO443         A1         —         —         —         —         —         —/WKPCFG           FTPUC3         GPIO443         GPIO443         GPIO         MH         V <sub>DDEH7</sub> —/WKPCFG           GPIO444         A1         —         —         —         —         —           GPIO444         GPIO444         GPIO         Channel         I/O         MH         V <sub>DDEH7</sub> —/WKPCFG           FTPUC4         P         ETPUC4         GPIO444         GPIO         —         —         —           FTPUC4         P         ETPUC4         GPIO445         GPIO         —         —         —         —/WKPCFG         —           FTPUC5         P         ETPUC5         GPIO445         GPIO         —			A2	I	I	1						
ETPUC2         P         ETPUC2         P         ETPUC2         MH         V <sub>DDEH7</sub> /WKPCFG           GPIO443         A1         —         —         —         —         —        /WKPCFG         -			ഗ	GPIO442	GPIO	<u>Q</u>						
The continuents	443	_	۵	ETPUC2	eTPU C channel	0	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	D25	D25
ETPUC3         P.         P.         ETPUC3         P.		GP10443	<b>A</b> 1	I	I							
ETPUC3_         F ETPUC43         GPIO 443         GPIO 443         GPIO 443         GPIO 443         GPIO 444         I/O         MH         VDDE+I7        /MKPCFG           GPIO 444         A1            /MKPCFG        /MKPCFG           FTPUC4         P         ETPUC4         GPIO 444         GPIO 445         GPIO 445         GPIO 445         GPIO 445         GPIO 445         GPIO 445        /MKPCFG           FTPUC5         P         ETPUC5         GPIO 445			A2	I	I	1						
ETPUC3_         P         ETPUC3_         eTPUC3_         MH         VDDEH7         —WKPCFG           GPI0444         A1         —			ტ	GPIO443	GPIO	<u>Q</u>						
Thurstage	444		۵	ETPUC3	eTPU C channel	<u>Q</u>	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	D26	D26
ETPUC4         A2         —         —         —         —         —         —         —         PMH         VDDEH7         —/WKPCFG         —           ETPUC4         A1         ETPUC4         eTPUC channel         I/O         MH         VDDEH7         —/WKPCFG         —           A2         —         —         —         —         —         —         —         —/WKPCFG         —           FPUC5         P         ETPUC5         P         ETPUC5         MH         VDDEH7         —/WKPCFG         -           PCSE2_GPIO446         A1         DSPI E peripheral chip select         I/O         MH         VDDEH7         —/WKPCFG         -           A2         —         —         —         —         —         -         -/WKPCFG         -           A2         —         —         —         —         —         -         -/WKPCFG         -           A2         —         —         —         —         —         -         -/WKPCFG         -           B         FTPUC6         GPIO446         GPIO         GPIO         -         -         -         -         -         -         -         <		G P 10 444	H	I	I	I						
ETPUC4_ ETPUC4 ETPUC4 ETPUC4 ETPUC4 ETPUC4 ETPUC4 ETPUC4 ETPUC4  A2			A2	I	1	1						
ETPUC4         P         ETPUC4         PMH         VDDEH7         —/WKPCFG			Ŋ	GPIO444	GPIO	<u>Q</u>						
CSET_GPI0445	445		۵	ETPUC4	eTPU C channel	<u>Q</u>	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	E24	E24
A2         —		PCSE1_GPIO445	H		DSPI E peripheral chip select							
ETPUC5_         P         ETPUC5_         P         ETPUC5_         MH         VDDEH7         —WKPCFG           PCSE2_GPIO446         A1         ETPUC5         eTPU C channel         I/O         MH         VDDEH7         —WKPCFG            A2         —         —         —         —         —			A2	I	1	1						
FTPUC5_         P         ETPUC5_         MH         VDDEH7         —/WKPCFG         I/O           PCSE2_GPI0446         A1         DSPI E peripheral chip select         S         —         —/WKPCFG         —/WKPCFG         —/WKPCFG         F           C GPI0446         GPI0A46         GPI0C channel         I/O         MH         VDDEH7         —/WKPCFG         F           PCSE3_GPI0447         A1         DSPI E peripheral chip select         I/O         MH         VDDEH7         —/WKPCFG         F           A2         —         —         —         —         —/WKPCFG         F           A2         —         —         —         —/WKPCFG         F           A2         —         —         —/WKPCFG         F           A2         —         —         —/WKPCFG         F           A2         —         —/WKPCFG         —/WKPCFG         F           A3         —         —/WKPCFG         —/WKPCFG         F           A3         —         —/WKPCFG         —/WKPCFG         F			Ŋ	GPIO445	GPIO	<u>Q</u>						
PCSE2_GFI044b         A1         DSPI E peripheral chip select         —         A2         —         PSPI E peripheral chip select         —         A2         —         A3         A3         A4         A2         A3         A4         A3         A4         A3         A4	446		Д	ETPUC5	eTPU C channel	0	MH	<b>У</b> ррен7	—/WKPCFG	—/WKPCFG	E25	E25
A2         —		PCSE2_GPIO446	H		DSPI E peripheral chip select							
ETPUC6_         P         ETPUC6 eTPUC6         eTPU C channel         I/O         MH         V <sub>DDEH7</sub> —/WKPCFG           A2         — <t< td=""><td></td><td></td><td>A2</td><td>I</td><td></td><td> </td><td></td><td></td><td></td><td></td><td></td><td></td></t<>			A2	I								
ETPUC6_         P         ETPUC6         eTPU C channel         I/O         MH         V <sub>DDEH7</sub> —/WKPCFG           PCSE3_GPIO447         A1         DSPI E peripheral chip select         I/O         MH         V <sub>DDEH7</sub> —/WKPCFG           A2         —         —         —         —         —         —           G GPIO447         GPIO         I/O         I/O         I/O         I/O         I/O			Ŋ	GPIO446	GPIO	<u>Q</u>						
A1 DSPI E peripheral chip select A2 — — — — — — — — — — GPIO447 GPIO	447		۵	ETPUC6	eTPU C channel	0	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	E26	E26
		PCSE3_GPIO44/	H4		DSPI E peripheral chip select							
GPIO447 GPIO			A2	I	I	I						
			ტ	GPIO447	GPIO	Q						

Table 39. Signal Properties and Muxing Summary (continued)

Package	cati	919	F23 F23				F24 F24				F25 F25				F26 F26				G23 G22				G24 G23			
State		RESETS	—/WKPCFG F				—/WKPCFG				—/WKPCFG F				—/WKPCFG F				—/WKPCFG G				—/WKPCFG G			
è	State during RESET <sup>7</sup>		—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG			
99	ltag	οV	V <sub>DDEH7</sub>				V <sub>DDEH7</sub>				V <sub>DDEH7</sub>				V <sub>DDEH7</sub>				V <sub>DDEH7</sub>				V <sub>DDEH7</sub>			
<sub>2</sub> əd	łγT k	рвЧ	M				Ψ				MH				M				Ψ				Ψ			
uo	ito9	JiQ	9		I	Q	<u>Q</u>			0	9	_		<u>Q</u>	9	_	I	0	<u>Q</u>	_		0	0/	_	I	0
	Function Summary		eTPU C channel	DSPI E peripheral chip select	I	GPIO	eTPU C channel	DSPI E peripheral chip select	I	GPIO	eTPU C channel	External interrupt request	I	GPIO	eTPU C channel	External interrupt request	I	GPIO	eTPU C channel	External interrupt request	I	GPIO	eTPU C channel	External interrupt request	1	CIGE
	Function <sup>4</sup>		ETPUC7		I	GPIO448	ETPUC8		ı	GPIO449	ETPUC9	IRQ0	1	GPIO450	ETPUC10	IRQ1	1	GPIO451	ETPUC11	IRQ2	ı	GPIO452	ETPUC12	IRQ3	I	GPIO453
8;	9/A/	/Ы	۵	H	A2	g	۵	H	A2	g	۵	H	A2	ŋ	۵	H	A2	Ŋ	۵	<b>A</b> 1	A2	ŋ	А	H	A2	ტ
	Signal Name <sup>2</sup>		ETPUC7_	PCSE4_GPIO448			ETPUC8_	PCSE5_GPIO449			ETPUC9_IRQ0_	GPIO450			ETPUC10_IRQ1_	GPI0451			ETPUC11_IRQ2_	GPI0452			ETPUC12_IRQ3_	GPIO453		
CK1	) <b>4</b> /0	IGD	448				449				450				451				452				453			

)/PCR1	Signal Name <sup>2</sup>	8√S	Function <sup>4</sup>	Function Summary	noitoe	Type <sup>5</sup>	<sup>8</sup> 99st	State during	State after	Package Location	age tion
оыс		//d			Dire	Pad	ΙοV	, L	RESET <sup>8</sup>	917	919
454	ETPUC13_3_IRQ4_	۵	ETPUC13	eTPU C channel	0/1	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	G25	G24
	GP10454	H	IRQ4	External interrupt request	_						
		A2	I	I	1						
		ტ	GPIO454	GPIO	<u>Q</u>						
455	-	Ь	ETPUC14	eTPU C channel	<u>Q</u>	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	G26	G25
	GPIO455	A1	IRQ5	External interrupt request	_						
		A2	I	I	I						
		g	GPIO455	GPIO	<u>Q</u>						
456		۵	ETPUC15	eTPU C channel	<u>Q</u>	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	H23	G26
	GP10456	A1	I	I	1						
		A2	I	I	1						
		ტ	GPIO456	GPIO	<u>Q</u>						
457	ETPUC16_FR_A_TX_	Ь	ETPUC16	eTPU C channel	0/	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	H24	H22
	GPIO45/	A1	FR_A_TX	FlexRay A transfer	0						
		A2	I	I	1						
		ტ	GPIO457	GPIO	<u>Q</u>						
458	ETPUC17_FR_A_RX_	Ь	ETPUC17	eTPU C channel	0/1	МН	7нэаа/	—/WKPCFG	—/WKPCFG	H25	H23
	GP10458	A1	FR_A_RX	FlexRay A receive	_						
		A2	I	I	1						
		ŋ	GPIO458	GPIO	<u>Q</u>						
459		Ъ	ETPUC18	eTPU C channel	<u>Q</u>	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	H26	H24
	GP10459	H	FR_A_TX_EN	FlexRay A transfer enable	0						
		A2	1	I	1						
		Ŋ	GPIO459	GPIO	0/						

Table 39. Signal Properties and Muxing Summary (continued)

Package Location	919	H21				H25				H26				J22				J23					J24				
Package Location	917	J23				J24				J25				J26				K23					K24				
State after	RESET <sup>8</sup>	—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG					—/WKPCFG				
State during	YESE!	—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG					—/WKPCFG				
ege <sup>6</sup>	ΝοV	V <sub>DDEH7</sub>				V <sub>DDЕН7</sub>				V <sub>DDEH7</sub>				V <sub>DDЕН7</sub>				V <sub>DDEH7</sub>					V <sub>DDEH7</sub>				
Σγρε <sup>5</sup>	Pad	MH				M				MH				Ψ				MH					Ψ				
noito	Dire	<u>Q</u>	0	I	0/	0	_		<u>Q</u>	<u>Q</u>	0	1	9	0	_	1	<u>Q</u>	0	0	0	0	9	<u>Q</u>	0	0	0	<u>Q</u>
Function Summary		eTPU C channel	eSCI A transmit	I	GPIO	eTPU C channel	eSCI A receive	I	GPIO	eTPU C channel	eSCI B transmit	1	GPIO	eTPU C channel	eSCI B receive	1	GPIO	eTPU C channel	DSPI D peripheral chip select	ADC A Mux Address 0	ADC B Mux Address 0	GPIO	eTPU C channel	DSPI D peripheral chip select	ADC A Mux Address 1	ADC B Mux Address 1	GPIO
Function <sup>4</sup>		ETPUC19	TXDA	1	GPIO460	ETPUC20	RXDA	I	GPIO461	ETPUC21	TXDB	1	GPIO462	ETPUC22	RXDB	1	GPIO463	ETPUC23	PCSD5	MAAO	MABO	GPIO464	ETPUC24	PCSD4	MAA1	MAB1	GPIO465
√\@ <sub>3</sub>	//d	۵	H	A2	Ö	۵	<b>A</b>	A2	ഗ	۵	<b>A</b>	A2	ტ	۵	Ą	A2	ഗ	۵	<b>A</b>	A2	A3	ტ	۵	<b>A</b>	A2	<b>A</b> 4	ŋ
Signal Name <sup>2</sup>			GPI0460			ETPUC20_RXDA_	GPIO461				GP1046Z				GPIO463			ETPUC23_PCSD5_	GP10464				ETPUC24_PCSD4_	GP10465			
)/PCR1	olgo	460				461				462				463				464					465				

Function <sup>4</sup> Function Summary	Function Sur	nmary	irection	ıq <u>T</u> λbe <sub>2</sub>	<sup>6</sup> 9estlo	State during RESET <sup>7</sup>	State after RESET <sup>8</sup>	Package Location	age ion
			D!	вЧ	Λ			) l t	216
ETPUC25		eTPU C channel	0	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	K25	K21
PCSD3		DSPI D peripheral chip select	0						
MAA2		ADC A Mux Address 2	0						
MAB2 A	A	ADC B Mux Address 2	0						
GPIO466 C	0	GPIO	<u>Q</u>						
ETPUC26 e1	Е	eTPU C channel	<u>Q</u>	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	K26	J25
PCSD2 DS	20	DSPI D peripheral chip select	0						
			1						
GPIO467 GF	GF	GPIO	9						
ETPUC27 eT	еТ	eTPU C channel	<u>Q</u>	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	L23	J26
PCSD1 DS	DS	DSPI D peripheral chip select	0						
1	1		I						
GPIO468 GPIO	GPI	C	0						
ETPUC28 eTP	еТР	eTPU C channel	0/1	МН	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	L24	K22
PCSD0 DS	DS	DSPI D peripheral chip select	0						
			I						
GPIO469 GI	ß	GPIO	9						
ETPUC29 e1	е	eTPU C channel	0/	МН	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	L25	K23
SCKD	٥	DSPI D clock	<u>Q</u>						
I	I		I						
GPIO470 GPIO	GP	OI	<u>Q</u>						
ETPUC30 eT	еТ	eTPU C channel	<u>Q</u>	MH	V <sub>DDEH7</sub>	—/WKPCFG	—/WKPCFG	L26	K24
SOUTD		DSPI D data output	0						
I	١		Ι						
GPIO471 G	9	GPIO	0						

Table 39. Signal Properties and Muxing Summary (continued)

cage	919	K25					AC13				AB13				AD13				AE13				AF13			
Package Location	914	M23					AE10				AF10				AD11				AE11				AF11			
State after	RESET <sup>8</sup>	—/WKPCFG					—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG			
State during	200	—/WKPCFG					—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG			
<sup>8</sup> 99st	ΙοV	V <sub>DDEH7</sub>					<b>У</b> ррен4				<b>У</b> ррен4				<b>У</b> ррен4				<b>У</b> ррен4				<b>У</b> ррен4			
Type <sup>5</sup>	Pad	МН					ΗW				MH				MH				МН				MH			
noitoe	Dire	<u>Q</u>	_	I	<u>Q</u>		<u>Q</u>	0	1	<u>Q</u>	<u>Q</u>	0	I	<u>Q</u>	<u>Q</u>	0		<u>Q</u>	<u>Q</u>	0	I	<u>Q</u>	<u>Q</u>	0	I	<u>Q</u>
Function Summary		eTPU C channel	DSPI D data input	1	GPIO	eMIOS	eMIOS channel	eTPU A channel	I	GPIO	eMIOS channel	eTPU A channel	I	GPIO	eMIOS channel	eTPU A channel	I	GPIO	eMIOS channel	eTPU A channel	I	GPIO	eMIOS channel	eTPU A channel	I	GPIO
Function <sup>4</sup>		ETPUC31	SIND	I	GPIO472		EMIOSO	ETPUA0	I	GPIO179	EMIOS1	ETPUA1	I	GPIO180	EMIOS2	ETPUA2	1	GPIO181	EMIOS3	ETPUA3	I	GPIO182	EMIOS4	ETPUA4	I	GPIO183
62\A	//d	۵	<b>A</b>	<b>A</b> 2	O		۵	A1	A2	O	۵	Ą	A2	O	۵	<b>A</b> 1	A2	Ø	۵	Ą	A2	Ŋ	۵	Ą	A2	Ø
Signal Name <sup>2</sup>		ETPUC31_SIND_	GPI0472				EMIOSO_ETPUA0_	GPI0179			EMIOS1_ETPUA1_	GPI0180			EMIOS2_ETPUA2_	GPIO181			EMIOS3_ETPUA3_	GPI0182			EMIOS4_ETPUA4_	GPI0183		
)\bCK <sub>1</sub>	OPIC	472					179				180				181				182				183			

Package Location	919	AD12 AF14				AE12 AE14				AF12 AD14				AC13 AC14				AD13 AF15				AE13 AE15		
State after	RESET <sup>8</sup>	—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG		
State during	Y E C	—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG		
egge <sub>e</sub>	Νοί	<b>У</b> ррен4				<b>У</b> ррен4				<b>У</b> ррен4				<b>У</b> ррен4				<b>У</b> ррен4				<b>У</b> ррен4		
⊥∕ype <sup>5</sup>	Pad	MH				MH				MH				MH				MH				MH		
noito	Dire	<u>Q</u>	0		<u>Q</u>	<u>Q</u>	0		9	9	0	I	<u>Q</u>	9	0	1	9	9	0	I	<u>Q</u>	<u>Q</u>	0	Į
Function Summary		eMIOS channel	eTPU A channel	I	GPIO	eMIOS channel	eTPU A channel	I	GPIO	eMIOS channel	eTPU A channel	1	GPIO	eMIOS channel	eTPU A channel	I	GPIO	eMIOS channel	eTPU A channel	I	GPIO	eMIOS channel	DSPI D clock	
Function <sup>4</sup>		EMIOS5	ETPUAS	ı	GPIO184	EMIOS6	ETPUA6	ı	GPIO185	EMIOS7	ETPUA7	1	GPIO186	EMIOS8	ETPUA8	I	GPIO187	EMIOS9	ETPUA9	I	GPIO188	EMIOS10	SCKD	
√\@ <sub>3</sub>	//d	Д	A1	A2	ŋ	Ь	A	A2	ტ	۵	H4	A2	ŋ	۵	H	A2	Ŋ	۵	<b>A</b>	A2	ŋ	Д	A1	Ī
Signal Name <sup>2</sup>	1	EMIOS5_ETPUA5_	GPI0184			EMIOS6_ETPUA6_	GPI0185			EMIOS7_ETPUA7_	GPI0186			EMIOS8_ETPUA8_	GPIO18/			EMIOS9_ETPUA9_	GPI0188			EMIOS10_SCKD_	GPIO189	
)/PCR¹	омэ	184				185				186				187				188				189		

Table 39. Signal Properties and Muxing Summary (continued)

Downloaded from Arrow.com.

Signal Name <sup>2</sup>	√\G³	Function <sup>4</sup>	Function Summary	noito	⊥ype <sup>5</sup>	<sup>6</sup> əgst	State during	State after	Package Location	age tion
	/d			Dire	Pad	ΙοV	NESE:	RESET <sup>8</sup>	914	919
EMIOS11_SIND_	Ь	EMIOS11	eMIOS channel	9	Ψ	V <sub>DDЕН4</sub>	—/WKPCFG	—/WKPCFG	AF13	AB14
	A1	SIND	DSPI D data input	_						
	A2	ı	ı							
	Ŋ	GPIO190	GPIO	<u>Q</u>						
EMIOS12_SOUTC_	Ъ	EMIOS12	eMIOS channel	0	Ψ	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AF14	AD15
GPI0191	A1	SOUTC	DSPI C data output	0						
	A2	ı	I							
	ß	GPIO191	GPIO	<u>Q</u>						
EMIOS13_SOUTD_	Ь	EMIOS13	eMIOS channel	0	Ψ	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AE14	AC15
GPI0192	A1	SOUTD	DSPI D data output	0						
	A2	ı								
	ß	GPIO192	GPIO	9						
EMIOS14_IRQ0_	Ь	EMIOS14	eMIOS channel	0	Ψ	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AC14	AF17
~	A1	IRQ0	External interrupt request	_						
	A2	CNTXD	FlexCAN D transmit	0						
	g	GPIO193	GPIO	Q						
EMIOS15_IRQ1_	Ь	EMIOS15	eMIOS channel	0	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AD14	AE16
<del></del>	A1	IRQ1	External interrupt request	_						
	A2	CNRXD	FlexCAN D receive	_						
	ග	GPIO194	GPIO	0						
EMIOS16_ETPUB0_	Ь	EMIOS16	eMIOS channel	2	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AF15	AD16
0	A1	ETPUB0	eTPU B channel	0						
	A2	FR_DBG[3]	FlexRay debug	0						
	g	GPIO195	GPIO	0						

)/PCR1	Signal Name <sup>2</sup>	√\@ <sub>3</sub>	Function <sup>4</sup>	Function Summary	noito	∑ype <sup>5</sup>	ege <sup>6</sup>	State during	State after	Package Location	age
OIG		//d			Dire	Pad	lοV	, L	RESET <sup>8</sup>	917	919
196	EMIOS17_ETPUB1_	۵	EMIOS17	eMIOS channel	<u>Q</u>	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AE15	AB15
	GPIO196	H4	ETPUB1	eTPU B channel	0						
		A2	FR_DBG[2]	FlexRay debug	0						
		ტ	GPIO196	GPIO	<u>Q</u>						
197	EMIOS18_ETPUB2_	۵	EMIOS18	eMIOS channel	<u>Q</u>	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AC15	AD17
	GPI0197	H4	ETPUB2	eTPU B channel	0						
		A2	FR_DBG[1]	FlexRay debug	0						
		ტ	GPIO197	GPIO	<u>Q</u>						
198	EMIOS19_ETPUB3_	۵	EMIOS19	eMIOS channel	<u>Q</u>	МН	V <sub>DDEH4</sub>	/WKPCFG	—/WKPCFG	AD15	AB16
	GPIO198	A1	ETPUB3	eTPU B channel	0						
		A2	FR_DBG[0]	FlexRay debug	0						
		Ŋ	GPIO198	GPIO	<u>Q</u>						
199	EMIOS20_ETPUB4_	۵	EMIOS20	eMIOS channel	<u>Q</u>	MH	<b>У</b> ррен4	—/WKPCFG	—/WKPCFG	AF16	AF16
	GPIOT99	A1	ETPUB4	eTPU B channel	0						
		A2	1		I						
		ഗ	GPIO199	GPIO	<u>Q</u>						
200	EMIOS21_ETPUB5_	Д	EMIOS21	eMIOS channel	0/1	МН	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AE16	AE17
	GPIOZOU	A1	ETPUB5	eTPU B channel	0						
		A2	I	I	1						
		Ŋ	GPIO200	GPIO	<u>Q</u>						
201	EMIOS22_ETPUB6_	۵	EMIOS22	eMIOS channel	<u>0</u>	МН	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AC16	AC16
	GP10201	H4	ETPUB6	eTPU B channel	0						
		A2	I	I	1						
		ര	GPIO201	GPIO	0/						

Table 39. Signal Properties and Muxing Summary (continued)

Package Location	919	AA16				AC17				AF18				AE18				AD18				AC18			
Pac	917	AD16				AF17				AE17				AD17				AC17				AF18			
State after	RESET <sup>8</sup>	—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG			
State during	KESE!	—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG				—/WKPCFG			
<sub>9</sub> ə6ɐ	ΝοV	V <sub>DDЕН4</sub>				V <sub>DDEH4</sub>				V <sub>DDEH4</sub>				V <sub>DDEH4</sub>				V <sub>DDEH4</sub>				V <sub>DDEH4</sub>			
<sub>2</sub> λbe <sub>2</sub>	Pad	MH				MH				MH				MH				MH				MH			
noito	Dire	0/	0		<u>Q</u>	<u>Q</u>	<u>Q</u>		0	<u>Q</u>	0	I	<u>Q</u>	<u>Q</u>	0	I	O/I	0	0		<u>Q</u>	<u>Q</u>	<u>Q</u>	1	0
Function Summary		eMIOS channel	eTPU B channel	I	GPIO	eMIOS channel	DSPI B peripheral chip select	I	GPIO	eMIOS channel	DSPI B peripheral chip select	Ţ	GPIO	eMIOS channel	DSPI B peripheral chip select	1	GPIO	eMIOS channel	DSPI B peripheral chip select	I	GPIO	eMIOS channel	DSPI C peripheral chip select	I	GPIO
Function <sup>4</sup>		EMIOS23	ETPUB7	_	GPIO202	EMIOS24	PCSB0	1	GPIO203	EMIOS25	PCSB1	_	GPIO204	EMIOS26	PCSB2	_	GPIO432	EMIOS27	PCSB3	1	GPIO433	EMIOS28	PCSC0	ı	GPIO434
<b>∕</b> \@ <sub>3</sub>	//d	Ь	<b>A</b>	A2	Ö	Ь	<b>A</b>	A2	ტ	Ь	H	A2	ŋ	Ь	H4	A2	g	Ь	<b>A</b>	A2	g	Ь	<b>A</b>	A2	g
Signal Name <sup>2</sup>	,	EMIOS23_ETPUB7_	GPI0202			EMIOS24_PCSB0_	GPIO203			EMIOS25_PCSB1_	GP10204			EMIOS26_PCSB2_	GPI0432			EMIOS27_PCSB3_	GP10433			EMIOS28_PCSC0_	GPI0434		
/bck <sub>1</sub>	она	202				203				204				432				433				434			

ANA2 ANA2 ANA4 ANA5 ANA5 ANA5 ANA5 ANA5 ANA5 ANA5	(PCFG (PCFG (AA) (AA) (AA) (AA) (AA) (AA) (AA) (AA
ANA2 ANA3 ANA5 ANA5 ANA5	ANA2 ANA3 ANA4 ANA5 ANA5 ANA6 ANA6
ANA2 ANA3 ANA5 ANA5 ANA5	
V b b в в в в в в в в в в в в в в в в в	V b b b д д д д д д д д д д д д д д д д
AE/up- down AE/up- down AE/up- down AE/up- down AE/up- down AE/up- down AE/up- down	AE/up- down AE/up- down AE/up- down AE/up- down AE/up- down AE/up- down AE/up- down down down
1/O	
GPIO  GPIO  EMIOS channel  DSPI C peripheral chip select  GPIO  GADC A shared analog input  EQADC A shared analog input  I I EQADC A shared analog input  I I I I I I I I I I I I I I I I I I I	eQADC ed analog input
1/0   1/0	1/0   1/0
eQADC  eQADC  el analog input  ed analog	eQADC  eQADC  I/O  lod analog input  ed
O	O
O   O   O   O   O   O   O   O   O   O	O   O   O   O   O   O   O   O   O   O
AE/up-   AOWn	1   AE/up- down   AE/up- dow
AE/up-	AE/up-
AE/up- Vppa_A1   AE/up- Abpa_A1   AE/u	AE/up- VDDA_A1   down
AE/up- V <sub>DDA_A1</sub>   AE/up- ADA_A1   AE/up- V <sub>DDA_A1</sub>   AE/up- V <sub>DDA_A1</sub>   AE/up- ADA_A1   AE/up- AE/u	AE/up- V <sub>DDA_A1</sub>   AE/up- Aown   AE/up- V <sub>DDA_A1</sub>   AE/up- Aown   AE/up- V <sub>DDA_A1</sub>   AE/up- Aown   AE/up- Aow
AE/up- V <sub>DDA_A1</sub>   AE/up- V <sub>DD</sub>	AE/up- V <sub>DDA_A1</sub>   AE/up- AE/up- V <sub>DDA_A1</sub>   AE/up- AE/
AE/up- V <sub>DDA_A1</sub> down   AE/up- V <sub>DDA_A1</sub>   AE/up- V <sub>DDA_A1</sub>   AE/up- V <sub>DDA_A1</sub> down down   AE/up- V <sub>DDA_A1</sub>	AE/up- V <sub>DDA_A1</sub>   AE/up- V <sub>DD</sub>
AE/up- V <sub>DDA_A1</sub>   down   AE/up- V <sub>DDA_A1</sub>   AE/up- V <sub>DDA_A1</sub>   down   down   AE/up- V <sub>DDA_A1</sub>   AE/up- V <sub></sub>	AE/up- V <sub>DDA_A1</sub>   down   dow
I AE/up- V <sub>DDA_A1</sub> down	AE/up- V <sub>DDA_A1</sub> down   AE/up- V <sub>DDA_A1</sub> down
	I AE/up- V <sub>DDA_A1</sub> down

MPC5676R Microcontroller Data Sheet, Rev. 4

82

Table 39. Signal Properties and Muxing Summary (continued)

у,ьск,	Signal Name <sup>2</sup>	.∀\G³	Function <sup>4</sup>	Function Summary	noitoe	⊥ì∕be <sub>2</sub>	<sup>6</sup> egesl	State during RESET <sup>7</sup>	State after	Package Location	age
оРІС		/d			Dir	Pad	οV		RESET®	917	919
I	ANA8	Ъ	ANA8	eQADC A analog input	-	ΑE	V <sub>DDA_A1</sub>	ANA8	ANA8	A6	D7
1	ANA9	Ъ	ANA9	eQADC A analog input	_	ΑE	V <sub>DDA_A1</sub>	ANA9	ANA9	C7	A6
1	ANA10	Ь	ANA10	eQADC A analog input	_	ΑE	V <sub>DDA_A1</sub>	ANA10	ANA10	B7	B7
	ANA11	Ь	ANA11	eQADC A analog input	_	ΑE	V <sub>DDA_A1</sub>	ANA11	ANA11	A7	A7
1	ANA12	Ъ	ANA12	eQADC A analog input	-	ΑE	V <sub>DDA_A1</sub>	ANA12	ANA12	D8	D8
1	ANA13	Ь	ANA13	eQADC A analog input	_	ΑE	V <sub>DDA_A1</sub>	ANA13	ANA13	83	83
I	ANA14	Ъ	ANA14	eQADC A analog input	_	ΑE	V <sub>DDA_A1</sub>	ANA14	ANA14	B8	B8
I	ANA15	Ъ	ANA15	eQADC A analog input	_	ΑE	V <sub>DDA_A1</sub>	ANA15	ANA15	A8	A8
	ANA16	Ъ	ANA16	eQADC A analog input	_	ΑE	V <sub>DDA_A1</sub>	ANA16	ANA16	60	60
ı	ANA17	Ъ	ANA17	eQADC A analog input	_	AE	V <sub>DDA_A1</sub>	ANA17	ANA17	60	65
I	ANA18	۵	ANA18	eQADC A analog input	_	ΑE	V <sub>DDA_A1</sub>	ANA18	ANA18	D10	D10
	ANA19	Ъ	ANA19	eQADC A analog input	_	ΑE	V <sub>DDA_A1</sub>	ANA19	ANA19	C10	C10
	ANA20	Ъ	ANA20	eQADC A analog input	_	ΑE	V <sub>DDA_A1</sub>	ANA20	ANA20	D11	D11
ı	ANA21	Ъ	ANA21	eQADC A analog input	_	ΑE	V <sub>DDA_A1</sub>	ANA21	ANA21	C11	C11
I	ANA22	Ь	ANA22	eQADC A analog input	_	ΑE	V <sub>DDA_A1</sub>	ANA22	ANA22	D12	C12
	ANA23	Ъ	ANA23	eQADC A analog input	_	ΑE	V <sub>DDA_A1</sub>	ANA23	ANA23	C12	D12
I	AN24	Ъ	AN24	eQADC analog input	_	ΑE	V <sub>DDA_A0</sub>	AN24	AN24	B12	B12
	AN25	Ь	AN25	eQADC analog input	_	ΑE	V <sub>DDA_A0</sub>	AN25	AN25	D13	C13
1	AN26	Ь	AN26	eQADC analog input	_	ΑE	V <sub>DDA_A0</sub>	AN26	AN26	C13	D13
I	AN27	Ь	AN27	eQADC analog input	-	ΑE	V <sub>DDA_</sub> A0	AN27	AN27	B13	B13
I	AN28	Ь	AN28	eQADC analog input	_	ΑE	V <sub>DDA_</sub> A0	AN28	AN28	A13	A13
ı	AN29	Ъ	AN29	eQADC analog input	_	AE	V <sub>DDA_A0</sub>	AN29	AN29	B14	A14
I	AN30	Ь	AN30	eQADC analog input	-	ΑE	V <sub>DDA_B1</sub>	AN30	AN30	C14	B14
1	AN31	Ь	AN31	eQADC analog input	-	ΑE	V <sub>DDA_B1</sub>	AN31	AN31	D14	C14
	AN32	Ь	AN32	eQADC analog input	-	ΑE	V <sub>DDA_B1</sub>	AN32	AN32	A14	B15
I	AN33	Ь	AN33	eQADC analog input	-	ΑE	V <sub>DDA_B0</sub>	AN33	AN33	B15	D14
	AN34	Ъ	AN34	eQADC analog input	_	AE	V <sub>DDA_B0</sub>	AN34	AN34	C15	C15

ANB3  ANB3		Signal Name <sup>2</sup>	/\@ <sub>3</sub>	Function <sup>4</sup>	Function Summary	ction	⊥∕ype <sup>5</sup>	ege:	State during	State after	Package Location	rage
P AN35		)	<del>/</del> /d			Dire	Pad		X E S E I	RESET <sup>8</sup>	917	919
P AN36	⋖	N35	Ь	AN35	eQADC analog input	_	AE	V <sub>DDA_B0</sub>	AN35	AN35	D15	D15
P AN38 P AN38 P AN39 P ANB1 P ANB2 P ANB3 P ANB4 P ANB4 P ANB5 P ANB6 P ANB6 P ANB6 P ANB7 P ANB10 P ANB11 P ANB12 P ANB13	⋖	N36	Ь	AN36	eQADC analog input	-	AE	V <sub>DDA_B1</sub>	AN36	AN36	A15	A15
P AN38	⋖	N37	۵	AN37	eQADC analog input	-	AE	V <sub>DDA_B0</sub>	AN37	AN37	C16	C17
P ANB0 P ANB1 P ANB3 P ANB4 P ANB5 P ANB6 P ANB6 P ANB6 P ANB7 P ANB10 P ANB11 P ANB12 P ANB13 P ANB13	⋖	N38	Ь	AN38	eQADC analog input	-	AE	V <sub>DDA_B0</sub>	AN38	AN38	C17	D16
P ANB1 P ANB2 P ANB3 P ANB4 P ANB5 P ANB6 P ANB6 P ANB7 P ANB10 P ANB11 P ANB12 P ANB13 P ANB13	⋖	N39	Ь	AN39	eQADC analog input	-	AE	V <sub>DDA_B0</sub>	AN39	AN39	D16	C16
P         ANB1         eQADC           P         ANB2         eQADC           P         ANB3         eQADC           P         ANB4         eQADC           P         ANB5         eQADC           P         ANB6         eQADC           P         ANB10         eQADC           P         ANB10         eQADC           P         ANB11         eQADC           P         ANB12         eQADC           P         ANB13         eQADC           P         ANB13         eQADC           P         ANB13         eQADC	⋖	NBO	۵	ANBO	eQADC B shared analog input	_	AE/up- down	V <sub>DDA_B0</sub>	ANBO	ANBO	C18	C18
P ANB3   eQADC     P ANB4   eQADC     P ANB5   eQADC     P ANB7   eQADC     P ANB9   eQADC     P ANB10   eQADC     P ANB11   eQADC     P ANB12   eQADC     P ANB12   eQADC     P ANB13   eQADC     P ANB13   eQADC     P ANB14   eQADC     P ANB4   eQADC     P A	⋖	NB1	۵	ANB1	eQADC B shared analog input	_	AE/up- down	V <sub>DDA_B0</sub>	ANB1	ANB1	D17	D17
Р         ANB3         еQADC           Р         ANB4         еQADC           Р         ANB5         еQADC           Р         ANB7         еQADC           Р         ANB9         еQADC           Р         ANB10         еQADC           Р         ANB11         еQADC           Р         ANB12         еQADC           Р         ANB13         еQADC           Р         ANB13         еQADC           Р         ANB13         еQADC           Р         ANB14         еQADC	⋖	NB2	۵	ANB2	eQADC B shared analog input	_	AE/up- down	V <sub>DDA_</sub> B0	ANB2	ANB2	D18	D18
P         ANB4         eQADC           P         ANB5         eQADC           P         ANB7         eQADC           P         ANB8         eQADC           P         ANB9         eQADC           P         ANB10         eQADC           P         ANB11         eQADC           P         ANB12         eQADC           P         ANB13         eQADC           P         ANB13         eQADC           P         ANB13         eQADC	⋖	NB3	۵	ANB3	eQADC B shared analog input	_	AE/up- down	V <sub>DDA_B0</sub>	ANB3	ANB3	D19	D19
Р         ANB5         еQADC           Р         ANB6         еQADC           Р         ANB7         еQADC           Р         ANB9         еQADC           Р         ANB10         еQADC           Р         ANB11         еQADC           Р         ANB12         еQADC           Р         ANB13         еQADC           Р         ANB13         еQADC           Р         ANB14         еQADC	⋖	NB4	۵	ANB4	eQADC B shared analog input	_	AE/up- down	V <sub>DDA_B0</sub>	ANB4	ANB4	C19	B19
Р         ANB6         еQADC           Р         ANB7         еQADC           Р         ANB8         еQADC           Р         ANB10         еQADC           Р         ANB11         еQADC           Р         ANB12         еQADC           Р         ANB13         еQADC           Р         ANB13         еQADC           Р         ANB13         еQADC	⋖	NB5	۵	ANB5	eQADC B shared analog input	_	AE/up- down	V <sub>DDA_B0</sub>	ANB5	ANB5	C20	A20
Р         ANB7         еQADC           Р         ANB8         еQADC           Р         ANB10         еQADC           Р         ANB11         еQADC           Р         ANB12         еQADC           Р         ANB13         еQADC           Р         ANB13         еQADC           Р         ANB13         еQADC	⋖	NB6	۵	ANB6		_	AE/up- down	V <sub>DDA_B0</sub>	ANB6	ANB6	B19	C20
P ANB8	⋖	NB7	۵	ANB7	eQADC B shared analog input	_	AE/up- down	V <sub>DDA_B0</sub>	ANB7	ANB7	A20	C19
Р         ANB9         еQADC           Р         ANB10         еQADC           Р         ANB11         еQADC           Р         ANB12         еQADC           Р         ANB13         еQADC           Р         ANB14         еQADC	⋖	NB8	Ъ	ANB8	eQADC B analog input	_	AE	V <sub>DDA_B0</sub>	ANB8	ANB8	B20	B20
P ANB10 P ANB11 P ANB12 P ANB13 P ANB13	⋖	NB9	Д	ANB9		_	AE	V <sub>DDA_B0</sub>	ANB9	ANB9	D20	A21
P ANB11 P ANB12 P ANB13	⋖	NB10	Ъ	ANB10	eQADC B analog input	_	AE	VDDA_B0	ANB10	ANB10	B21	B21
P         ANB12         eQADC           P         ANB13         eQADC           P         ANB14         eQADC	⋖	NB11	۵	ANB11	eQADC B analog input	_	AE	V <sub>DDA_B0</sub>	ANB11	ANB11	A21	C21
P ANB13	⋖	NB12	Д	ANB12	eQADC B analog input	_	AE	V <sub>DDA_B0</sub>	ANB12	ANB12	C21	A22
P ANB14	$\forall$	NB13	Ь	ANB13	eQADC B analog input	_	AE	V <sub>DDA_</sub> B0	ANB13	ANB13	D21	B22
	₹	NB14	Ь	ANB14	eQADC B analog input	_	AE	V <sub>DDA_B0</sub>	ANB14	ANB14	A22	D20
ANB15 eQADC B analog input	⋖	NB15	Ъ	ANB15	eQADC B analog input	_	AE	V <sub>DDA_B0</sub>	ANB15	ANB15	B22	C22
ANB16 eQADC B analog input	⋖	NB16	۵	ANB16	eQADC B analog input	_	AE	V <sub>DDA_B0</sub>	ANB16	ANB16	C22	D21

Table 39. Signal Properties and Muxing Summary (continued)

/PCR1	Signal Name <sup>2</sup>	√\@ <sub>3</sub>	Function <sup>4</sup>	Function Summary	noito	<sub>2</sub> Aλ	esge <sub>e</sub>	State during	State after	Package Location	tage
оы	1	//d			Dire	Pad	ilοV	KESE	RESET <sup>8</sup>	917	919
1	ANB17	۵	ANB17	eQADC B analog input	_	AE	V <sub>DDA_B0</sub>	ANB17	ANB17	A23	D22
1	ANB18	۵	ANB18	eQADC B analog input	_	AE	V <sub>DDA_B0</sub>	ANB18	ANB18	B23	A23
	ANB19	۵	ANB19	eQADC B analog input	_	AE	V <sub>DDA_B0</sub>	ANB19	ANB19	C23	B23
1	ANB20	۵	ANB20	eQADC B analog input	_	AE	V <sub>DDA_B0</sub>	ANB20	ANB20	D22	C23
1	ANB21	۵	ANB21	eQADC B analog input	_	AE	V <sub>DDA_B0</sub>	ANB21	ANB21	A24	A24
1	ANB22	۵	ANB22	eQADC B analog input	_	AE	V <sub>DDA_B0</sub>	ANB22	ANB22	B24	B24
1	ANB23	۵	ANB23	eQADC B analog input	_	AE	V <sub>DDA_B0</sub>	ANB23	ANB23	A25	E20
1	VRH_A	۵	VRH_A	ADC A Voltage reference high	_	VDDINT	V <sub>RH_A</sub>	VRH_A	VRH_A	A12	A12
1	VRL_A	۵	VRL_A	ADC A Voltage reference low	_	VSSINT	VRL_A	VRL_A	VRL_A	A11	A11
1	VRH_B	۵	VRH_B	ADC B Voltage reference high	_	VDDINT	VRH_B	VRH_B	VRH_B	A19	A19
1	VRL_B	۵	VRL_B	ADC B Voltage reference low	_	VSSINT	V <sub>RL_</sub> B	VRL_B	VRL_B	A18	A18
	REFBYPCB	۵	REFBYPCB	ADC B Reference bypass capacitor	_	AE	V <sub>DDA_B0</sub>	REFBYPCB	REFBYPCB	B18	B18
	REFBYPCA	۵	REFBYPCA	ADC A Reference bypass capacitor	_	AE	V <sub>DDA_A1</sub>	REFBYPCA	REFBYPCA	B11	B11
1	VDDA_A0	۵	VDDA_A	Internal logic supply input	_	VDDE	V <sub>DDA_A0</sub>	VDDA_A0	VDDA_A0	A9	A9
1	VDDA_A1	۵	VDDA_A	Internal logic supply input	_	VDDE	V <sub>DDA_A1</sub>	VDDA_A1	VDDA_A1	B9	B9
	REFBYPCA1	۵	REFBYPCA1	ADC A Reference bypass capacitor	_	AE	V <sub>DDA_A1</sub>	REFBYPCA1	REFBYPCA1	A10	A10
1	VSSA_A1	۵	VSSA_A	Ground	_	VSSE	Vssa_A1	VSSA_A1	VSSA_A1	B10	B10
	VDDA_B0	۵	VDDA_B	Internal logic supply input	_	VDDE	VDDA_B0	VDDA_B0	VDDA_B0	A16	A16
	VDDA_B1	۵	VDDA_B	Internal logic supply input	_	VDDE	V <sub>DDA_B1</sub>	VDDA_B1	VDDA_B1	B16	B16
	VSSA_B0	۵	VSSA_B	Ground	_	VSSE	Vssa_Bo	VSSA_B0	VSSA_B0	B17	B17
	REFBYPCB1	۵	REFBYPCB1	ADC B Reference bypass capacitor	_	AE	V <sub>DDA_B0</sub>	REFBYPCB1	REFBYPCB1	A17	A17
				FlexRay							
248	FR_A_TX_	۵	FR_A_TX	FlexRay A transfer	0	FS	VDDE2	-/Up	qU/—	AD4	AD4
	GP10246	<b>A</b> 1	I	I	I			of the device)	of the device)		
		A2	_	_	1						
		ტ	GPIO248	GPIO	0/1						

Package Location	919	AE3				AF3				AD5				AE4				AF4					AE19			
Pack Loca	914	AE3				AF3				AD5				AE4				AF4					AF19			
State after	RESET <sup>8</sup>	-/Up	of the device)			dU/—	(-/- ror Rev.1 of the device)			dn/-	(-/- for Rev.1 of the device)			qU/—	(=/= ror Rev.1 of the device)			dn/-	(=/= ror Rev.1 of the device)				dn/—			
State during	L L L L L L L L L L L L L L L L L L L	-/Up	of the device)			dU/—	(=/- for Rev.1 of the device)			dn/-	(-/- for Kev.1 of the device)			qU/—	(=/= for Rev.1 of the device)			dn/–	of the device)				dn/—			
fage <sup>6</sup>	lοV	V <sub>DDE2</sub>				V <sub>DDE2</sub>				V <sub>DDE2</sub>				V <sub>DDE2</sub>				V <sub>DDE2</sub>					V <sub>DDEH4</sub>			
<sub>2</sub> ay(T	Pad	FS				FS				FS				FS				FS					MH			
noito	Dire	_	I	I	9	0	1	1	9	0	1	I	9	_	1	1	9	0	1	1	9		0	0	Ι	0/1
Function Summary		FlexRay A receive	_	1	GPIO	FlexRay A transfer enable	1	1	GPIO	FlexRay B transfer	1	1	GPIO	FlexRay B receive	1	1	GPIO	FlexRay B transfer enable	_	1	GPIO	FlexCAN	FlexCAN A transmit	eSCI A transmit	I	GPIO
Function <sup>4</sup>		FR_A_RX	Ī	I	GPIO249	FR_A_TX_EN	I	1	GPIO250	FR_B_TX	I	I	GPIO251	FR_B_RX	1	I	GPI0252	FR_B_TX_EN	1	1	GPI0253		CNTXA	TXDA	1	GPIO83
√\G <sub>3</sub>	//d	۵	<b>A</b>	<b>A</b> 2	ტ	۵	<b>A</b>	<b>A</b> 2	ტ	۵	<b>A</b>	<b>A</b> 2	G	۵	<b>A</b>	<b>A</b> 2	ტ	۵	<b>A</b>	<b>A</b> 2	ტ		۵	<b>A</b>	<b>A</b> 2	ŋ
Signal Name <sup>2</sup>		FR_A_RX_	GP10249				GPIO250			FR_B_TX_	GPIO251			FR_B_RX_	GP10.252				GPIOZBS				CNTXA_TXDA_	GPI083		
)/PCR1	oPIC	249				250				251				252				253					83			

Table 39. Signal Properties and Muxing Summary (continued)

CNRXA_RXDA_	אאכאי	Signal Name <sup>2</sup>	<b>∕</b> \€3	Function <sup>4</sup>	Function Summary	ction	<sub>2</sub> λbe	98e:	State during	State after	Package Location	rage rtion
CNRXA_RXDA_ GPI084  A1 RXDA A2 — G GPI084  CNTXB_PCSC3_ G GPI085  CNRXB_PCSC4_ GPI086  CNRXB_PCSC4_ GPI086  CNRXB_PCSC4_ A1 PCSC3 A2 —	омэ	)	<b>d/d</b>		`	Dire	Pad	ĵΙοV	KESEL	RESET <sup>8</sup>	914	919
GPIO84  CNTXB_PCSC3_  GPIO85  CNTXB_PCSC4_  GPIO86  CNTXC_PCSD3_  CNTXC_PCSD3_  CNTXC_PCSD3_  CNTXC_PCSD4_  CNTXC_PCSD4_  CNTXC_PCSD4_  CNTXC_PCSD4_  CONTXC_PCSD4_  CONTXC_PCSD4_  CONTXC_PCSD4_  CONTXC_PCSD4_  CONTXC_PCSD4_  CONTXC_PCSD4_  CONTXC_PCSD4_  CONTXC_PCSD4_  CONTXD_  CON	84	CNRXA_RXDA_	۵	CNRXA	FlexCAN A receive	-	MH	V <sub>DDEH4</sub>	dn/—	dN/—	AE19	AD19
CNTXB_PCSC3_ GPIO84  CNTXB_PCSC3_ GPIO85 A1 PCSC3 A2 — A2 — CNRXB_PCSC4_ G GPIO85 CNRXB_PCSC4_ A2 — CNRXB_CSC4_ A2 — CNRXB_CSC4_ A2 — CNRXC_PCSD3_ A2 — CNRXC_PCSD4_ A2 — CNRXD_ A2 —		GPIO84	A1	RXDA	eSCI A receive	_						
CNTXB_PCSC3_			A2	I	I	1						
CNTXB_PCSC3_ GPIO85 A1 PCSC3 A2 — A2 — CNRXB_PCSC4_ GGPIO86 A1 PCSC4 A2 —			ტ	GPIO84	GPIO	<u>Q</u>						
GPIO85  GPIO86  CNRXB_PCSC4_ GPIO86  CNRXB_PCSC4_ A2 — A2 — A2 — CNTXC_PCSD3_ GPIO87  CNRXC_PCSD4_ A2 — A2 — A2 — A2 — A2 — A1 PCSD3 A2 —	85		Ь	CNTXB	FlexCAN B transmit	0	МН	V <sub>DDEH4</sub>	dn/—	dŊ/—	AD19	AC19
CNTXC_PCSD3_ CNTXC_PCSD3_ CNTXC_PCSD3_ CNTXC_PCSD4_ CNTXC		GPIO85	A	PCSC3	DSPI C peripheral chip select	0						
CNRXB_PCSC4_			A2	ı								
CNRXB_PCSC4_ GPIO86 A1 PCSC4 A2 — A2 — A2 — CNTXC_PCSD3_ G GPIO86 CNTXC_PCSD3_ A1 PCSD3 A2 —			ტ	GPIO85	GPIO	<u>Q</u>						
CNTXC_PCSD3_ GPIO87  CNTXC_PCSD3_ GPIO87  CNTXC_PCSD3_ A2 — GPIO88  A2 — G GPIO88 A1 PCSD4 A2 — A2 — CNTXC GPIO88 A2 —	86		Ь	CNRXB	FlexCAN B receive	_	MH	V <sub>DDEH4</sub>	dn/—	dn/—	AC19	AA19
CNTXC_PCSD3_ G GPIO86 GPIO87 A1 PCSD3 A2 — A2 — A2 — A2 — A2 — A GPIO87 CNRXC_PCSD4_ G GPIO88 A1 PCSD4 A2 —		GPIO86	A1	PCSC4	DSPI C peripheral chip select	0						
CNTXC_PCSD3_			A2	I	ı	I						
CNTXC_PCSD3_ GPIO87  CNRXC_PCSD4_ G GPIO87  CNRXC_PCSD4_ G GPIO87  CNRXC GPIO88  A1 PCSD4  A2 — A2			ტ	GPIO86	GPIO	<u>Q</u>						
CNRXC_PCSD4_	87	CNTXC_PCSD3_	Ь	CNTXC	FlexCAN C transmit	0	MH	V <sub>DDEH4</sub>	dn/—	dn/—	AF20	AF20
CNTXD_ P CNTXD		GPIO8/	A1	PCSD3	DSPI D peripheral chip select	0						
CNRXC_PCSD4_ P CNRXC GPI088 A1 PCSD4 A2 — A2 — G GPI088 CNTXD_ P CNTXD GPI0246 A1 — A2			A2	I	I	1						
CNRXC_PCSD4_ GPI088 A1 PCSD4 A2 — G GPI088 CNTXD_ GPI0246 A1 — A2 — A2 — A1 — A2			Ŋ	GPIO87	GPIO	<u>Q</u>						
GPIO88  A1 PCSD4  A2 —  G GPIO88  CNTXD_ P CNTXD  GPIO246  A1 —  A2 —	88		Ь	CNRXC	FlexCAN C receive	_	MH	<b>У</b> ррен4	dn/—	dn/—	AE20	AE20
CNTXD_ GPIO246 A1 — A2 —		880 800 800 800 800 800 800 800 800 800	A1	PCSD4	DSPI D peripheral chip select	0						
GPIO246  GPIO246  A1 — A2 — A2 —			A2	I	I							
CNTXD_ GPIO246 A1 — A2 —			ŋ	GPIO88	GPIO	<u>Q</u>						
A2 —	246	_	Д	CNTXD	FlexCAN D transmit	0	MH	V <sub>DDEH4</sub>	dn/—	dN/—	AD20	AD20
		GPIO246	A1	I	I	1						
			A2	Ι	I	I						
GPI0246			ß	GPIO246	GPIO	<u>Q</u>						

Table 39. Signal Properties and Muxing Summary (continued)

ige	919	AC20					SZ				83				조				L5				AF23			
Package Location	917	AC20 /					M2				M3				7				۲				AF23 /			
		¥					Ë				_								-				Ā			
State after	RESET®	dn/—					dn/—				dn/—				dn/—				d∩/—				dn/—			
State during		dn/—					dn/—				dn/—				dn/—				dn/—				dn/—			
<sup>8</sup> 99st	ΙοV	<b>У</b> ррен4					V <sub>DDEH1</sub>				V <sub>DDEH1</sub>				V <sub>ррен1</sub>				V <sub>DDEH1</sub>				V <sub>DDEH4</sub>			
1) De 2	Pad	MH					Η				MH				MH				Ψ				MH			
noitoe	Dire	_	1	I	<u>Q</u>		0	I	I	<u>0</u>	_	1	1	_	0	0	1	<u>Q</u>	-	0	1	<u>Q</u>	0	_	1	0/1
Function Summary		FlexCAN D receive	I	I	GPIO	eSCI	eSCI A transmit	I	I	GPIO	eSCI A receive	I	I	GPIO	eSCI B transmit	DSPI D peripheral chip select	I	GPIO	eSCI B receive	DSPI D peripheral chip select	I	GPIO	eSCI C transmit	eQADC trigger input	I	GPIO
Function <sup>4</sup>		CNRXD	I	I	GPIO247		TXDA	1	I	GPIO89	RXDA	I	I	GPIO90	TXDB	PCSD1	ı	GPI091	RXDB	PCSD5	I	GPIO92	TXDC	ETRIGO	I	GPIO244
62\A	/d	۵	A1	<b>A</b> 2	ര		۵	<b>A</b>	A2	O	۵	<b>A</b>	A2	Ø	۵	H	A2	O	۵	<b>A</b> 1	A2	g	۵	¥	A2	ტ
Signal Name <sup>2</sup>			GP10247				TXDA_	GPIO89			RXDA_	GPIO90			TXDB_PCSD1_	והסות פרולים			RXDB_PCSD5_	GP1092				GP10244		
)/PCR1	OPIC	247					88				06				91				95				244			

Table 39. Signal Properties and Muxing Summary (continued)

Downloaded from Arrow.com.

Package Location	919	AD22					AB8				AE7				AC7				AD6				AC6			
Pac	914	AD22					AD8				AF7				AD7				AE6				AC6			
State after	RESET <sup>8</sup>	dN/—					dN/—				dn/—				dn/—				dn/—				dn/—			
State during	ZEOE .	dU/—					dn/—				dn/—				dn/—				dn/—				dn/—			
fage <sup>6</sup>	ΙΟV	V <sub>DDEH5</sub>					V <sub>DDEH3</sub>				V <sub>DDEH3</sub>				V <sub>DDEH3</sub>				V <sub>DDEH3</sub>				V <sub>DDEH3</sub>			
<sub>2</sub> adλ <u>1</u>	Pad	¥ I I I C					MH				МН				МН				MH				МН			
noito	Dire	_					0/	0	1	9	_	0	Ι	<u>Q</u>	0	0	1	9	<u>Q</u>	0	I	<u>Q</u>	0		Ι	<u>Q</u>
Function Summary		eSCI C receive	I	I	GPIO	DSPI	DSPI A clock	DSPI C peripheral chip select	I	GPIO	DSPI A data input	DSPI C peripheral chip select	I	GPIO	DSPI A data output	DSPI C peripheral chip select	I	GPIO	DSPI A peripheral chip select	DSPI D peripheral chip select	1	GPIO	DSPI A peripheral chip select	DSPI E peripheral chip select	I	GPIO
Function <sup>4</sup>		RXDC	I	1	GPIO245		SCKA	PCSC1	ı	GPIO93	SINA	PCSC2	I	GPIO94	SOUTA	PCSC5	1	GPI095	PCSA0	PCSD2	1	GPIO96	PCSA1		I	GPI097
√\@ <sub>3</sub>	//d	۵	H	A2	ŋ		Ь	<b>A</b>	A2	O	۵	H	A2	O	۵	H	A2	O	Ъ	A1	A2	g	۵	H	A2	O
Signal Name <sup>2</sup>			GPI0245				SCKA_PCSC1_	GPIO93			SINA_PCSC2_	GPIO94			SOUTA_PCSC5_	GPIOSS			PCSA0_PCSD2_	GPIO96			PCSA1_	PCSEU_GPIO97		
)/PCR1	oldə	245					93				94				92				96				26			

MPC5676R Microcontroller Data Sheet, Rev. 4

89

tage	919	AF6				AD7				AE5				AA8				AC8				AB9			
Package Location	914	AC7				AE7				AE5				AD6				AE8				AE9			
State after	RESET <sup>8</sup>	dN/—				dN/—				dn/—				dn/—				dn/—				dn/—			
State during	Z E E E E	dn/—				dU/—				dn/—				dn/—				dn/—				dN/—			
9 <b>0</b> 89	ilοV	V <sub>DDЕНЗ</sub>				V <sub>рренз</sub>				V <sub>DDEН3</sub>				V <sub>DDEH3</sub>				V <sub>DDEН3</sub>				V <sub>DDEH3</sub>			
<sub>2</sub> əd⁄T	Pad	¥				MH				MH				MH				MH				M			
ction	Dire	0		I	<u>Q</u>	0			<u>Q</u>	0			<u>Q</u>	0	-		<u>Q</u>	<u>Q</u>	1		<u>Q</u>	_	I	I	9
Function Summary	•	DSPI A peripheral chip select	DSPI E data output	T	GPIO	DSPI A peripheral chip select	DSPI E data input	I	GPIO	DSPI A peripheral chip select	DSPI E clock	I	GPIO	DSPI A peripheral chip select	eQADC trigger input	I	GPIO	DSPI B clock	I	I	GPIO	DSPI B data input	I	I	GPIO
Function <sup>4</sup>		PCSA2		_	GPIO98	PCSA3			GPIO99	PCSA4		I	GPIO100	PCSA5	ETRIG1		GPIO101	SCKB	_		GPIO102	SINB	I		GPIO103
<b>7∖</b> €3	<del>/</del> /d	۵	<b>A</b>	A2	Ŋ	۵	<b>A</b>	A2	ŋ	۵	<b>A</b>	A2	Ŋ	۵	<b>A</b>	A2	ტ	۵	<b>A</b>	A2	Ŋ	۵	H	A2	Ŋ
Signal Name <sup>2</sup>	ì	PCSA2_	SOU1 E_GP1098			PCSA3_	SINE_GPIO99			PCSA4_	SCKE_GPIO100			PCSA5_ETRIG1_	GP10101			SCKB_	GPI0102			SINB_	GP10103		
урск1	омэ	86				66				100				101				102				103			

Table 39. Signal Properties and Muxing Summary (continued)

Downloaded from Arrow.com.

SOUTB	Function Summary	noito	⊥ype <sup>5</sup>	<sup>8</sup> əgsi	State during	State after	Package Location	tion
104 105 106 106 107 107		Dire	Pad	ΙοV	אבסב	RESET <sup>8</sup>	917	919
104 105 105 106 107 107	DSPI B data output	0	MH	V <sub>рренз</sub>	dn/—	dn/—	AF9	AA10
104 105 100 100 100 107 33	I	1						
104 0 0 105 1 106 106 107 3	ı	1						
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	GPIO	<u>Q</u>						
105 100 106 106 107 33	DSPI B peripheral chip select	0/	MH	V <sub>DDЕНЗ</sub>	dN/—	dn/—	AD9	AF8
105 106 2 2 2 7 107 3	DSPI D peripheral chip select	0						
100 00 106 2 2 C C T 107	ı	I						
1 106 2 2 C C TO 107	GPIO	0						
00 106 107 33	DSPI B peripheral chip select	0	MH	V <sub>рренз</sub>	dn/—	dn/—	AC9	AE8
106 2 2 C C T 107	DSPI D peripheral chip select	9						
2 2 .C .C .T .107	ı	ı						
2 C C C 1077	GPIO	0						
107	DSPI B peripheral chip select	0	MH	V <sub>рренз</sub>	dn/—	dn/—	AF8	AD8
3	DSPI C data output	0						
3	I	ı						
9	GPIO	9						
	DSPI B peripheral chip select	0	MH	V <sub>рренз</sub>	dn/—	dn/—	AD10	AC9
	DSPI C data input	_						
		ı						
GPIO108	GPIO	9						
PCSB4	DSPI B peripheral chip select	0	MH	V <sub>рренз</sub>	dn/—	dn/—	AC8	AF7
SCKC	DSPI C clock	<u>Q</u>						
		1						
GPIO109	GPIO	0/I						

### MPC5676R Microcontroller Data Sheet, Rev. 4

91

Package Location	919	AE6				AD21				AE22				AF21				AE21				AC22			
Package Location	917	AF6				AD21				AE22				AF21				AE21				AC22			
State after	RESET <sup>8</sup>	dn/—				—/Up				dn/—				dn/—				dn/—				dU/—			
State during	Z E O E	dn/—				dN/—				dn/—				dn/—				dn/—				dN/—			
esge <sub>e</sub>	ilοV	<b>У</b> рренз				<b>У</b> DDЕН4				<b>У</b> DDЕН4				V <sub>DDEH4</sub>				<b>У</b> DDЕН4				V <sub>DDEH4</sub>			
1ype <sup>5</sup>	Pad	MH				WH+	LVDS			WH+	ر ا			WH+	S C C C C C C C C C C C C C C C C C C C			WH+	רערט			MH			
noita	Dire	0	<u>Q</u>	1	<u>Q</u>	<u>Q</u>	0	I	<u>0</u>	_	0	I	<u>Q</u>	0	0	I	<u>Q</u>	<u>Q</u>	0	I	<u>Q</u>	0	1	ı	0/
Function Summary		DSPI B peripheral chip select	DSPI C peripheral chip select	I	GPIO	DSPI C clock	LVDS+ downstream signal positive output clock	I	GPIO	DSPI C data input	LVDS— downstream signal negative output clock	1	GPIO	DSPI C data output	LVDS+ downstream signal positive output data	_	GPIO	DSPI C peripheral chip select	LVDS— downstream signal negative output data	I	GPIO	DSPI C peripheral chip select	I	ı	GPIO
Function <sup>4</sup>		PCSB5	PCSC0	I	GPIO110	SCKC	SCK_C_LVDSP	I	GPI0235	SINC	SCK_C_LVDSM	-	GPIO236	SOUTC	SOUT_C_LVDSP	_	GPI0237	PCSC0	SOUT_C_LVDSM	I	GPIO238	PCSC1	I	1	GPIO239
√\@ <sub>3</sub>	//d	۵	Ą	A2		۵	A1	A2	ഗ	۵	A T	A2	ഗ	۵	A	A2	Ŋ	۵	<b>A</b>	A2	G	۵	<b>A</b>	A2	ŋ
Signal Name <sup>2</sup>	1	PCSB5_PCSC0_	GPI0110			SCKC_SCK_C_LVDSP_	GPI0235			SINC_SCK_C_LVDSM_	GPIOZSB			SOUTC_SOUT_C_LVDSP_	GP10237			PCSC0_SOUT_C_LVDSM_	GPIOZSS			PCSC1_	GPIOZ39		
)/PCR¹	OIG	110				235				236				237				238				239			

Table 39. Signal Properties and Muxing Summary (continued)

rage Ition	916	AE23				AD23				AF24				AE24					AD9				LU			
Package Location	917	AE23				AD23				AF24				AE24					I				ı			
State after	RESET <sup>8</sup>	dn/—				dn/—				dn/—				dn/—					dn/—				dn/—			
State during	L L L L L L L L L L L L L L L L L L L	dn/—				dn/—				dn/—				dn/—					dn/—				dn/—			
<sup>8</sup> 99st	ΙοV	V <sub>DDEH5</sub>				V <sub>DDEH5</sub>				V <sub>DDEH5</sub>				V <sub>DDEH5</sub>					V <sub>DDE9</sub>				V <sub>DDE8</sub>			
<sub>S</sub> adyT	Pad	MH				MH				MH				MH					ь				F			
noitoe	Dire	0	I	1	<u>Q</u>	0	1	I	<u>Q</u>	0	1	1	<u>Q</u>	0	1	1	<u>Q</u>		0	1	I	<u>Q</u>	0	<u>Q</u>	1	<u>Q</u>
Function Summary		DSPI C peripheral chip select	I	I	GPIO	DSPI C peripheral chip select	ı	I	GPIO	DSPI C peripheral chip select	I	1	GPIO	DSPI C peripheral chip select	1	I	GPIO	EBI	EBI chip select 0	I	I	GPIO	EBI chip select 2	Address and data in mux mode.	I	GPIO
Function <sup>4</sup>		PCSC2	I	ı	GPIO240	PCSC3	1	1	GPI0241	PCSC4	I	I	GPI0242	PCSC5	ı	I	GPIO243		D_CS0	1	ı	GPI0256	D_CS2	D_ADD_DAT31	1	GPI0257
£9\A	//d	۵	Ą	<b>A</b> 2	g	۵	Ą	<b>A</b> 2	ტ	۵	¥	<b>A</b> 2	ტ	۵	Ą	A2	ტ		۵	<b>A</b>	<b>A</b> 2	ტ	۵	Ą	<b>A</b> 2	ტ
Signal Name <sup>2</sup>		PCSC2_GPIO240				PCSC3_GPI0241				PCSC4_GPIO242				PCSC5_GPI0243					D_CS0_	GPIOZ56			D_CS2_D_ADD_DAT31_	GPIO257		
)/PCR1	oPIC	240				241				242				243					256				257			

	Signal Name <sup>2</sup>	√\@ <sub>3</sub>	Function <sup>4</sup>	Function Summary	ction	⊥∕ype <sup>5</sup>	ege <sup>6</sup>	State during	State after	Package Location	age	
	)	//d		•	Dire	Pad	ilοV	KESEL	RESET <sup>8</sup>	914	919	
	D_CS3_D_TEA_	۵	D_CS3	EBI chip select 3	0	ь	V <sub>DDE8</sub>	dŊ/—	dN/—	ı	T6	
	GPI0258	<b>A</b>	D_TEA	EBI transfer error acknowledge	0/1							
		A2	I	I								
		g	GPIO258	GPIO	0/							
1	D_ADD12_	Ь	D_ADD12	EBI address bus	0	ь	V <sub>DDE8</sub>	dŊ/—	dn/—	I	R1	
	GPI0259	A1	ı	I	I							
		A2	I	I	I							
		Ö	GPIO259	GPIO	0/							
260	D_ADD13_	۵	D_ADD13	EBI address bus	0	Ь	V <sub>DDE8</sub>	dn/—	dn/—	ı	R2	
	GPIOZ60	H4	I	1	1							
		A2	I	1	1							
		g	GPIO260	GPIO	0/							
<del>                                     </del>	D_ADD14_	۵	D_ADD14	EBI address bus	0	Ь	V <sub>DDE8</sub>	dn/—	dn/—	I	R3	
	GPIOZBI	H4	I	1	1							
		A2	I	1	1							
		Ŋ	GPIO261	GPIO	0/							
262	D_ADD15_	Ь	D_ADD15	EBI address bus	0	ь	V <sub>DDE8</sub>	dn/—	dn/—	I	R4	
	GPI0262	A1	I	1	1							
		A2	I	1	1							
		<sub>©</sub>	GPIO262	GPIO	0/							
263	D_ADD16_D_ADD_DAT16_	۵	D_ADD16	EBI address bus	0	Ь	V <sub>DDE8</sub>	dn/—	dn/—	ı	R5	
	GPIO263	A1	D_ADD_DAT16	Address and data in mux mode.	0/							
		A2	I	1	I							
		Ŋ	GPIO263	GPIO	0/							

Table 39. Signal Properties and Muxing Summary (continued)

Package Location	919	T5				T2				Т3				T4				AB11				AD10			
Pac	917	I				1				1				I				I				1			
State after	RESET <sup>8</sup>	dn/—				dn/—				dn/—															
State during	KESEL	dn/—				dn/—				dn/—															
<sub>9</sub> ə6e:	ilοV	V <sub>DDE8</sub>				6ЭООЛ				V <sub>DDE9</sub>															
<b>⊥λb</b> e₂	Pad	L				L				L				LL				ш				ш			
ction	Dire	0	9	1	9	0	9	I	0	0	9	I	9	0	<u>Q</u>	1	<u>Q</u>	0	<u>Q</u>		0	0	<u>Q</u>	I	0/1
Function Summary	•	EBI address bus	Address and data in mux mode.	1	GPIO	EBI address bus	Address and data in mux mode.	I	GPIO	EBI address bus	Address and data in mux mode.	_	GPIO	EBI address bus	Address and data in mux mode.		GPIO	EBI address bus	Address and data in mux mode.	1	GPIO	EBI address bus	Address and data in mux mode.	I	GPIO
Function <sup>4</sup>		D_ADD17	D_ADD_DAT17	1	GPIO264	D_ADD18	D_ADD_DAT18	I	GPIO265	D_ADD19	D_ADD_DAT19	I	GPIO266	D_ADD20	D_ADD_DAT20	1	GPI0267	D_ADD21	D_ADD_DAT21	1	GPIO268	D_ADD22	D_ADD_DAT22	I	GPIO269
∕\ <b>e</b> 3	//d	Ь	H4	A2	g	Ь	<b>A</b>	A2	g	Ь	<b>A</b>	A2	Ö	Ь	H4	A2	O	Д	H	A2	g	Ь	<b>A</b>	A2	В
Signal Name <sup>2</sup>	)	D_ADD17_D_ADD_DAT17_	GPI0264			D_ADD18_D_ADD_DAT18_	GPI0265			D_ADD19_D_ADD_DAT19_	GPI0266			D_ADD20_D_ADD_DAT20_	GPIOZ6/			D_ADD21_D_ADD_DAT21_	GP10268			D_ADD22_D_ADD_DAT22_	GP10.269		
/bCK <sub>1</sub>	оно	264				265				266				267				268				269			

Package Location	919	AE10				AF10				AD11				AE11				AF11				AD12			
Pacl Loca	917	I				1				1				I				I				1			
State after	RESET <sup>8</sup>	dn/—				dn/—				dn/—				dn/—				dn/—				dn/—			
State during	1	dn/—				dn/—				dn/—				dn/—				dn/—				dn/—			
<sup>6</sup> əgst	lοV	V <sub>DDE9</sub>				V <sub>DDE9</sub>				V <sub>DDE9</sub>				V <sub>DDE9</sub>				V <sub>DDE9</sub>				V <sub>DDE9</sub>			
<sub>2</sub> Type	Pad	ь				ъ				ъ				ъ				ъ				ъ			
noitoe	Dire	0	9		<u>Q</u>	0	9	I	9	0	<u>Q</u>	I	<u>Q</u>	0	9	1	0	0	9	I	<u>Q</u>	0	<u>Q</u>		9
Function Summary		EBI address bus	Address and data in mux mode.	I	GPIO	EBI address bus	Address and data in mux mode.	I	GPIO	EBI address bus	Address and data in mux mode.	1	GPIO	EBI address bus	Address and data in mux mode.	I	GPIO	EBI address bus	Address and data in mux mode.	I	GPIO	EBI address bus	Address and data in mux mode.	I	GPIO
Function <sup>4</sup>		D_ADD23	D_ADD_DAT23	ı	GPIO270	D_ADD24	D_ADD_DAT24	I	GPI0271	D_ADD25	D_ADD_DAT25	I	GPI0272	D_ADD26	D_ADD_DAT26	I	GPI0273	D_ADD27	D_ADD_DAT27	ı	GPI0274	D_ADD28	D_ADD_DAT28	I	GPI0275
<b>∀\</b> @ <sub>3</sub>	//d	۵	¥	<b>A</b> 2	ტ	۵	¥	<b>A</b> 2	g	۵	<b>A</b>	<b>A</b> 2	ග	۵	F4	A2	ტ	۵	Ą	A2	ŋ	۵	Ą	<b>A</b> 2	Q
Signal Name <sup>2</sup>		D_ADD23_D_ADD_DAT23_	GPI0270			D_ADD24_D_ADD_DAT24_	GPI02/1			D_ADD25_D_ADD_DAT25_	GPI0 <i>2</i> /2			D_ADD26_D_ADD_DAT26_	GPI0273			D_ADD27_D_ADD_DAT27_	GPI02/4			D_ADD28_D_ADD_DAT28_	GPI0275		
)\bCK <sub>1</sub>	OPIC	270				271				272				273				274				275			

Table 39. Signal Properties and Muxing Summary (continued)

Package Location	919	AB12				AE12				P25				P26				N24				N25			
Pac	917	1				1				I				I				1				1			
State after	RESET <sup>8</sup>	dn/—				d∩/—				dn/—				dn/—				dn/—				dn/—			
State during	RESEL	dn/—				dn/—				dn/—				dn/—				d∩/—				dn/—			
:3ge	ΝοV	V <sub>DDE9</sub>				V <sub>DDE9</sub>				V <sub>DDE10</sub>				V <sub>DDE10</sub>				V <sub>DDE10</sub>				V <sub>DDE10</sub>			
<sub>2</sub> aλλ	Pad	ட				L				ட				ш				ட				ш			
ction	Dire	0	<u>Q</u>	ı	<u>Q</u>	0	<u>Q</u>	1	<u>Q</u>	<u>Q</u>	I	1	<u>Q</u>	<u>Q</u>	I		<u>Q</u>	<u>Q</u>	1	I	<u>Q</u>	<u>Q</u>	1		<u>Q</u>
Function Summary		EBI address bus	Address and data in mux mode.	I	GPIO	EBI address bus	Address and data in mux mode.	1	GPIO	EBI data only in non-mux mode. Address and data in mux mode.	I		GPIO	EBI data only in non-mux mode. Address and data in mux mode.	Ι	1	GPIO	EBI data only in non-mux mode. Address and data in mux mode.	1	I	GPIO	EBI data only in non-mux mode. Address and data in mux mode.	1	I	GPIO
Function <sup>4</sup>		D_ADD29	D_ADD_DAT29	I	GPI0276	D_ADD30	D_ADD_DAT30	I	GPIO277	D_ADD_DAT0	1	1	GPIO278	D_ADD_DAT1	1	I	GPI0279	D_ADD_DAT2	I	1	GPIO280	D_ADD_DAT3	I	I	GPIO281
∕\e <sub>3</sub>	//d	۵	<b>A</b>	<b>A</b> 2	Ŋ	۵	<b>A</b>	<b>A</b> 2	Ö	۵	<b>A</b>	A2	ტ	۵	<b>A</b>	<b>A</b> 2	ტ	۵	<b>A</b>	<b>A</b> 2	ტ	۵	<b>A</b>	<b>A</b> 2	g
Signal Name <sup>2</sup>	,	D_ADD29_D_ADD_DAT29_	GPI0276			D_ADD30_D_ADD_DAT30_	GPI0277			D_ADD_DAT0_ GPIO278				D_ADD_DAT1_ GPIO279				D_ADD_DAT2_ GPIO280				D_ADD_DAT3_ GPIO281			
урск1		276				277				278				279				280				281			

rage rtion	919	N26				M25				N22				M24				M23			
Package Location	917	1				1				I				1				1			
State after	RESET <sup>8</sup>	dn/—				dn/—				dn/—				dn/—				dn/—			
State during	Y E O	dn/—				dn/—				dn/—				dn/—				dn/—			
:3ge	ΝοV	V <sub>DDE10</sub>				V <sub>DDE10</sub>				V <sub>DDE10</sub>				V <sub>DDE10</sub>				V <sub>DDE10</sub>			
<sub>2</sub> aλλ	Pad	L				ш				ш				ш				ш			
ction	Dire	<u>Q</u>			<u>Q</u>	<u>Q</u>			<u>Q</u>	<u>Q</u>		I	<u>Q</u>	<u>Q</u>			<u>Q</u>	<u>Q</u>	1	1	Q <sub></sub>
Function Summary		EBI data only in non-mux mode. Address and data in mux mode.	I		GPIO	EBI data only in non-mux mode. Address and data in mux mode.	I	I	GPIO	EBI data only in non-mux mode. Address and data in mux mode.	1	I	GPIO	EBI data only in non-mux mode. Address and data in mux mode.	I	1	GPIO	EBI data only in non-mux mode. Address and data in mux mode.	1	1	GPIO
Function <sup>4</sup>		D_ADD_DAT4	1	I	GPIO282	D_ADD_DAT5	I		GPIO283	D_ADD_DAT6	I	_	GPIO284	D_ADD_DAT7	I	_	GPIO285	D_ADD_DAT8	_	_	GPI0286
<b>7</b> \€ <sub>3</sub>	//d	۵	H4	A2	ŋ	۵	H	A2	ტ	۵	H41	A2	g	۵	A1	A2	g	۵	H	A2	В
Signal Name <sup>2</sup>	1	D_ADD_DAT4_ GPIO282				D_ADD_DAT5_ GPIO283				D_ADD_DAT6_ GPIO284				D_ADD_DAT7_ GPIO285				D_ADD_DAT8_ GPIO286			
/PCR1	оно	282				283				284				285				286			

Table 39. Signal Properties and Muxing Summary (continued)

Package Location	919	M22				L26				L25				L24				L23			
Pa Lo	917	I				1				I				I				I			
State after	RESET <sup>8</sup>	dn/—				dn/—				dn/—				dn/—				dn/—			
State during	RESEL	d∩/—				d∩/—				dn/—				dn/—				d∩/—			
ege <sup>6</sup>	ΝοV	V <sub>DDE10</sub>				V <sub>DDE10</sub>				V <sub>DDE10</sub>				V <sub>DDE10</sub>				V <sub>DDE10</sub>			
⊥ype <sup>5</sup>	Pad	ш				Щ				ட				Щ				ш			
noito	Dire	<u>Q</u>	I		9	<u>Q</u>			9	<u>Q</u>	I	1	9	<u>Q</u>		1	9	<u>Q</u>	1	1	0/
Function Summary		EBI data only in non-mux mode. Address and data in mux mode.	I	1	GPIO	EBI data only in non-mux mode. Address and data in mux mode.	I	I	GPIO	EBI data only in non-mux mode. Address and data in mux mode.	I	1	GPIO	EBI data only in non-mux mode. Address and data in mux mode.	I	I	GPIO	EBI data only in non-mux mode. Address and data in mux mode.	I	ſ	GPIO
Function <sup>4</sup>		D_ADD_DAT9	I	I	GPIO287	D_ADD_DAT10	I	ı	GPIO288	D_ADD_DAT11	I	1	GPIO289	D_ADD_DAT12	1	I	GPIO290	D_ADD_DAT13	1	1	GPI0291
√\@ <sub>3</sub>	//d	۵	¥	<b>A</b> 2	ഗ	۵	F4	<b>A</b> 2	დ	۵	¥	A2	ശ	۵	A	A2	ტ	۵	<b>A</b>	A2	ര
Signal Name <sup>2</sup>		D_ADD_DAT9_ GPIO287				D_ADD_DAT10_ GPIO288				D_ADD_DAT11_ GPIO289				D_ADD_DAT12_ GPIO290				D_ADD_DAT13 _GPIO291			
урск1	olqə	287				288				289				290				291			

Table 39. Signal Properties and Muxing Summary (continued)

Package Location	919	122				K26				R26				ž				P5				P23			
Pac	914	1				1				1				1				1				1			
State after	RESET <sup>8</sup>	dn/—				dn/—				dn/—				dn/—				dn/—				d∩/—			
State during	KEOE .	dn/—				d∩/—				dn/—				dn/—				dn/—				dn/—			
esge <sub>e</sub>	ΙΟΛ	V <sub>DDE10</sub>				V <sub>DDE10</sub>				V <sub>DDE10</sub>				V <sub>DDE8</sub>				V <sub>DDE8</sub>				V <sub>DDE10</sub>			
<sub>2</sub> eλλ	Pad	ь				ш				F				Ь				F				F			
uoito	Dire	<u>Q</u>		I	9	<u>Q</u>	I	I	9	0	I	I	9	0	Ι	I	<u>Q</u>	0	Ι	I	9	0	I	Ι	<u>Q</u>
Function Summary	•	EBI data only in non-mux mode. Address and data in mux mode.	ı	I	GPIO	EBI data only in non-mux mode. Address and data in mux mode.	I	I	GPIO	EBI read/write	I	1	GPIO	EBI write enable	_	1	GPIO	EBI write enable	I	ŀ	GPIO	EBI output enable	I	I	GPIO
Function <sup>4</sup>		D_ADD_DAT14	I	I	GPIO292	D_ADD_DAT15	I	I	GPIO293	D_RD_WR	I	I	GPIO294	D_WE0		I	GPIO295	D_WE1	I	Ι	GPIO296	D_OE	I	I	GPI0297
∕\e <sub>3</sub>	//d	۵	Ą	<b>A</b> 2	Ö	۵	<b>A</b>	<b>A</b> 2	ტ	۵	H	<b>A</b> 2	ტ	۵	<b>A</b>	<b>A</b> 2	ഗ	۵	<b>A</b>	A2	O	۵	<b>A</b>	A2	ტ
Signal Name <sup>2</sup>	,	D_ADD_DAT14_GPIO292				D_ADD_DAT15_GPIO293				D_RD_WR_GPIO294				D_WE0_GPIO295				D_WE1_GPIO296				D_OE_GPIO297			
/bck <sub>1</sub>	olqə	292				293				294				295				296				297			

Table 39. Signal Properties and Muxing Summary (continued)

Package Location	919	AE9				P24				AF9				AB10				M2				NZ			
Pack	917	ı				I				I				ı				I				ı			
State after	RESET <sup>8</sup>	dn/—				—/Up				dn/—				dn/—				dn/—				dn/—			
State during	YE OF	dn/—				dn/—				dn/—				dn/—				dn/—				dn/—			
ege <sup>6</sup>	ΝοV	V <sub>DDE9</sub>				V <sub>DDE10</sub>				V <sub>DDE9</sub>				V <sub>DDE9</sub>				V <sub>DDE8</sub>				V <sub>DDE8</sub>			
<b>⊥</b> λbe <sub>2</sub>	Pad	F				ч				F				F				ш				F			
noito	Dire	0	I	1	<u>Q</u>	0	1	I	0	<u>Q</u>	1	1	<u>Q</u>	0	1	1	<u>Q</u>	0	1	I	<u>Q</u>	0	1	I	<u>Q</u>
Function Summary		EBI transfer start	_	_	GPIO	EBI Address Latch Enable	1	I	GPIO	EBI transfer acknowledge	1	1	GPIO	EBI chip select	1	1	GPIO	EBI burst data in progress	1	I	GPIO	EBI write enable	1	1	GPIO
Function <sup>4</sup>		D_TS	-	1	GPIO298	D_ALE	ı	1	GPIO299	D_TA	ı	ı	GPIO300	D_CS1	ı	1	GPIO301	D_BDIP	ı	1	GPIO302	D_WE2	ı	I	GPIO303
√\@ <sub>3</sub>	//d	Ъ	A1	A2	g	Ь	<b>A</b>	A2	Ö	Ь	H4	A2		Ь	H	A2	O	۵	<b>A</b>	A2	ŋ	Ь	H	A2	9
Signal Name <sup>2</sup>	,	D_TS_GPIO298				D_ALE_GPIO299				D_TA_GPIO300				D_CS1_GPIO301				D_BDIP_GPIO302				D_WE2_GPIO303			
уРСК¹	оно	298				299				300				301				302				303			

Table 39. Signal Properties and Muxing Summary (continued)

Function <sup>4</sup>		Function Summary	ection	1 Type <sup>5</sup>	<sup>6</sup> əgstl	State during RESET <sup>7</sup>	State after	Package Location
			Dire	Pad	ΙοV	!	RESET	914
D_WE3 EBI w	EBI write enable		0	ш	V <sub>DDE8</sub>	dn/—	dn/—	I
1			1					
<u> </u>			1					
GPIO304 GPIO			Q					
D_ADD9 EBI a	EBI address bus		0	ь	V <sub>DDE8</sub>	d∩/—	dn/—	ı
I								
I			1					
GPIO305 GPIO			Q					
D_ADD10 EBI ac	EBI address bus		0	ட	V <sub>DDE8</sub>	dn/—	dn/—	I
1			1					
I			1					
GPIO306 GPIO			<u>Q</u>					
D_ADD11 EBI ad	EBI address bus		0	ш	V <sub>DDE8</sub>	dn/—	dn/—	ı
I			1					
I			1					
GPIO307 GPIO			0/1					
	Re	Reset and Clocks						
RESET Extern	External reset input	out		ΗW	V <sub>DDEH1</sub>	RESET/Up	RESET/Up	R2
RSTOUT Externa	External reset output	tput	0	Η	V <sub>DDEH1</sub>	RSTOUT/Low	RSTOUT/ High	А3
BOOTCFG0 Boot co	Boot configuration	c	_	Ψ	<b>У</b> ррен1	BOOTCFG/	—/Down	I
IRQ2			_			Down		
I			1					
GPIO211 GPIO			<u>Q</u>					

Table 39. Signal Properties and Muxing Summary (continued)

						1												1				ı		
Package Location	919	F3				M5				M3				7				L2	AC26	AB26	AF12	AD1		>
Pacl Loca	917	NZ				N3				R3				P2				P3	AC26	AB26	I	AD1		T4
State after	RESET <sup>8</sup>	—/Down				dn/—				dn/—				dn/—				/ Down	XTAL	EXTAL	CLKOUT/ Enabled	ENGCLK/ Enabled		EVTI/Up
State during	Z E S	BOOTCFG/	Down			WKPCFG/Up				PLLCFG/Up				PLLCFG/Up				PLLCFG/ Down	XTAL	EXTAL	CLKOUT/ Enabled	ENGCLK/ Enabled		dn/—
96eq	ήοV	<b>У</b> ррен1				V <sub>DDEH1</sub>				V <sub>DDEH1</sub>				V <sub>DDEH1</sub>				V <sub>DDEH1</sub>	V <sub>ррзз</sub>	V <sub>ррзз</sub>	V <sub>DDE9</sub>	V <sub>DDE2</sub>		V <sub>DDE2</sub>
<b>⊥</b> λbe <sub>2</sub>	Pad	MH				MH				MH				MH				Ψ	ΑE	ΑE	ш	LL.		ш
noito	Dire	_	_		0/	_			_	-	_	1	0	-	_	0	0	_	0	_	0	0	its)	_
Function Summary		Boot configuration	External interrupt request	I	GPIO	Weak pull configuration input		I	GPIO	FMPLL mode configuration input	External interrupt request	1	GPIO	FMPLL mode configuration input	External interrupt request	DSPI D data output	GPIO	FMPLL mode configuration input	Crystal oscillator output	Crystal oscillator input	EBI system clock output	EBI engineering clock output Note: EXTCLK (External clock input) selected through SIU register)	JTAG and Nexus (see footnote <sup>11</sup> about resets)	Nexus event in
Function <sup>4</sup>		BOOTCFG1	IRQ3		GPI0212	WKPCFG		1	GPI0213	PLLCFG0	IRQ4	I	GPIO208	PLLCFG1	IRQ5	SOUTD	GPIO209	PLLCFG2	XTAL	EXTAL	D_CLKOUT	ENGCLK		EVTI
√\G <sub>3</sub>	//d	Ь	A1	A2	Ŋ	Ъ	A1	A2	Ŋ	Ь	A1	A2	Ŋ	Ь	A1	A2	Ŋ	۵	Ь	Ъ	۵	۵		_12
Signal Name <sup>2</sup>	,	BOOTCFG1_IRQ3_	GPI0212			WKPCFG_NMI_	GPI021315			PLLCFG0_IRQ4_	GPI0208			PLLCFG1_IRQ5_GPIO209				PLLCFG2	XTAL	EXTAL	D_CLKOUT	ENGCLK		<u>EVTI</u>
\PCR¹	оно	212				213				208				209				1	I		229	214		I

Table 39. Signal Properties and Muxing Summary (continued)

)/PCR1	Signal Name <sup>2</sup>	8)\A	Function <sup>4</sup>	Function Summary	noitoe	<sub>2</sub> Aype	<sup>8</sup> əgsi	State during	State after	Package Location	age
OPIC		//d			Dire	Pad	lοV	L C	RESET <sup>8</sup>	914	916
227	EVTO (the BAM uses this pin to select if auto baud rate is on or off)	_12	EVTO	Nexus event out	0	ш	V <sub>DDE2</sub>	ABS/Up	EVTO/HI	2	V2
219	MCKO	_12	MCKO	Nexus message clock out	0	ш	V <sub>DDE2</sub>	O/Low	Disabled <sup>13</sup>	T2	U4
220	MD00_GPI0220	_12	MDO0 <sup>14</sup>	Nexus message data out	0	ш	V <sub>DDE2</sub>	See Note <sup>15</sup>	See Note <sup>15</sup>	N3	٨3
		H4	ı	I	1						
		A2	ı	I							
		Ö	GPI0220	GPIO	<u>Q</u>						
221	MD01_GPI0221	_12	MDO1 <sup>14</sup>	Nexus message data out	0	L	V <sub>DDE2</sub>	O/Low	—/Down	U4	9M
		A1	I	1	1						
		A2	I	1	1						
		Ŋ	GPI0221	GPIO	<u>Q</u>						
222	MDO2_GPIO222	_12	MDO2 <sup>14</sup>	Nexus message data out	0	LL	V <sub>DDE2</sub>	O/Low	—/Down	٨1	74
		A1	I	1	1						
		A2	I	1	1						
		ഗ	GPI0222	GPIO	<u>Q</u>						
223	MD03_GPI0223	_12	MDO3 <sup>14</sup>	Nexus message data out	0	ш	V <sub>DDE2</sub>	MO7/O	—/Down	V2	72
		A1	I	1	1						
		A2	I	Ţ	1						
		ტ	GPI0223	GPIO	<u>0</u>						
75	MDO4_GPIO75	_12	MDO4 <sup>14</sup>	Nexus message data out	0	ш	V <sub>DDE2</sub>	O/Low	—/Down	٨3	M1
		A1	I	Ţ	1						
		A2			1						
		g	GPIO75	GPIO	<u>Q</u>						

Table 39. Signal Properties and Muxing Summary (continued)

MIDOS_GPIO76	/bCK <sub>1</sub>	Signal Name <sup>2</sup>	∕\ <b>G</b> 3	Function <sup>4</sup>	Function Summary	ction	∑ype <sup>5</sup>	98ee	State during	State after	Package Location	age
MIDOE_CPIO75         1-2 MDO5 <sup>14</sup> MDO5 <sup>14</sup> Mexus message data out         0 months         F Vooe2         Of Low months        Down months         VM           A2 ————————————————————————————————————	омэ	)	//d		•	Dire	Pad	iloV	X E SE	RESET <sup>8</sup>	917	919
MDOB_GPIO77	9/	MDO5_GPI076	_12		Nexus message data out	0	Ь	V <sub>DDE2</sub>	O/Low	—/Down	٧4	W2
MDO6_GPIO77			A1	I	I	I						
MDOB_GPIOTA         EXECUTOR         CPION         CPION         FIVE         PODE         CPION         MADOB           MDOB_GPIOTA         MDOG*14         Nexus message data out         0         F         Vode2         O/LOW         ——DOWN         WI           A1         ————————————————————————————————————			A2	ı	I	ı						
MDOB_GPIO77         1-2 MDOB¹4         Nexus message date out         0         F         VDDE2         O/Low         —/Down         WI           A1         ————————————————————————————————————			Ö	GPIO76	GPIO	<u>Q</u>						
A1         —	77	MDO6_GPI077	_12		Nexus message data out	0	Н	V <sub>DDE2</sub>	O/Low	—/Down	W1	W3
AZ         —			A	ı	I	1						
MDO7_GPIO78         L-12         MDO714         Description         I/O         F         VDDE2         O/Low         -/Down         WZ           A1         ————————————————————————————————————			A2	ı	I	I						
MDO7_GPIO78         -12 MDO714         Nexus message data out         0         F         VDDE2         O/Low        /Down         WZ           A2             /Down         W3           MDO8_GPIO79         -12 MDO814         Nexus message data out         0         F         VDDE2         O/Low        /Down         W3           MDO9_GPIO80         -12 MDO914         Nexus message data out         0         F         VDDE2         O/Low        /Down         Y1           MDO9_GPIO80         -12 MDO914         Nexus message data out         0         F         VDDE2         O/Low        /Down         Y1           A1             /Down         Y1           A2               /Down         Y1           A2			ტ	GPIO77	GPIO	<u>Q</u>						
A1         —	78		12		Nexus message data out	0	F	V <sub>DDE2</sub>	O/Low	—/Down	W2	X
A2         —			A1	I	I	1						
MDO8_GPIO79         -1²         MDO814         Dexus message data out         I/O         F         V <sub>DDE2</sub> O/Low         —/Down         W3           A1         ————————————————————————————————————			A2	I	I							
MDO8_GPIO79         -12			Ö	GPIO78	GPIO	<u>Q</u>						
A1         —	79	MDO8_GPI079	_12	MDO8 <sup>14</sup>	Nexus message data out	0	F	V <sub>DDE2</sub>	O/Low	—/Down	W3	W5
A2         —			<b>A</b>	I	I	1						
G GPIO79         GPIO79         GPIO79         GPIO79         GPIO79         I/O         F         VDDE2         O/Low         Y1           MDO9_GPIO80         -1²         MDO914         Nexus message data out         0         F         VDDE2         O/Low         -/Down         Y1           A2			A2	I	Ţ	1						
MDO9_GPIO80         -1²         MDO914         Nexus message data out         O         F         VDDE2         O/Low         -/Down         Y1           A2			Ŋ	GPIO79	GPIO	<u>Q</u>						
A2         —	80	MDO9_GPIO80	_12	MDO9 <sup>14</sup>	Nexus message data out	0	ь	V <sub>DDE2</sub>	O/Low	—/Down	۲1	Y2
A2         —			A1	1	1	1						
G GPIO80         GPIO         I/O         F         V <sub>DDE2</sub> O/Low         —/Down         Y2           A1         —         —         —         —         —         —         —         Y2           A2         —         <			A2	1	1							
MDO10_GPIO81         -12         MDO1014         Nexus message data out         O         F         V <sub>DDE2</sub> O/Low         —/Down         Y2           A1         —         —         —         —         —         —         —         P         A2         —			Ö	GPIO80	GPIO	<u>Q</u>						
	81	MDO10_GPI081	_12	MDO10 <sup>14</sup>	Nexus message data out	0	F	V <sub>DDE2</sub>	O/Low	—/Down	Y2	۲3
GPIO81 GPIO			H4	I	T	1						
GPIO81 GPIO			A2	I	1	I						
			Ŋ	GPIO81	GPIO	0/						

Freescale Semiconductor 105

Table 39. Signal Properties and Muxing Summary (continued)

Signal Name <sup>2</sup>		<sup>£</sup> 9∖A	Function <sup>4</sup>	Function Summary	uoitoe	⊥∕ype <sup>5</sup>	<sup>6</sup> əgst	State during	State after	Package Location	age
//d					Dire	Pad	ΙΙΟΛ	X E S E S E S E S E S E S E S E S E S E	RESET <sup>8</sup>	917	919
MDO11_GPIO8212 MDO11 <sup>14</sup>	1	MDO11 <sup>14</sup>		Nexus message data out	0	Н	V <sub>DDE2</sub>	O/Low	—/Down	У3	Υ4
A1	A1 —	1		I	1	_					
A2 —	A2 —			I	I						
G GPIO82		GPIO82		GPIO	0/	_					
MDO12_GPIO231 -12 MDO12 <sup>14</sup>		MDO12 <sup>14</sup>		Nexus message data out	0	ч	V <sub>DDE2</sub>	O/Low	—/Down	AA1	Υ5
— A1 —	A1 —	I		I	1	_					
A2 —	A2 —	I		I	I						
G GPIO231		GPI0231		GPIO	<u>Q</u>	_					
232 MDO13_GPIO2321 <sup>2</sup> MDO13 <sup>14</sup> N	MDO13 <sup>14</sup>		_	Nexus message data out	0	ш	V <sub>DDE2</sub>	O/Low	—/Down	AA2	AA1
- A1	- H	1		1	1	_					
A2 —	A2 —	1	!		1	_					
G GPI0232 G	GPI0232		9	GPIO	0/1	_					
233 MDO14_GPIO233 -12 MDO14 <sup>14</sup> NA	MDO14 <sup>14</sup>		ž	Nexus message data out	0	Ь	V <sub>DDE2</sub>	O/Low	—/Down	AA3	AA2
A1 — — — — —	A1 — — —	_			I	_					
A2 —	A2 — —		ı	-	I						
G GPI0233 G	GPI0233		g	GPIO	0/	_					
234 MDO15_GPI0234 <sup>12</sup> MDO15 <sup>14</sup> N	MDO15 <sup>14</sup>		_	Nexus message data out	0	Ь	V <sub>DDE2</sub>	O/Low	—/Down	Υ4	AA3
A1 —	A1 —			_		_					
A2 —	A2 —		-	ī	ı	_					
G GPI0234 G	GPI0234		9	GPIO	0/						
224 <u>MSEO0</u> <sup>-12</sup> MSEO0 <sup>14</sup>   N	MSEO0 <sup>14</sup>		_	Nexus message start/end out	0	ъ	V <sub>DDE2</sub>	O/Low	MSEO/HI	UZ	90
225 <u>MSEO1</u> 12 MSEO1 <sup>14</sup>   1	MSEO1 <sup>14</sup>		_	Nexus message start/end out	0	Ь	V <sub>DDE2</sub>	O/Low	MSEO/HI	T3	O.S
RDY	RDY		_	Nexus ready output	0	ட	V <sub>DDE2</sub>	O/Low	RDY/HI	R4	N3
TCK TCK	TCK		_	JTAG test clock input	-	Ь	V <sub>DDE2</sub>	TCK/Down	TCK/Down	AB2	AB2
TDI12 TDI		TDI		JTAG test data input	_	ட	V <sub>DDE2</sub>	TDI/Up	TDI/Up	AC2	AC2
228 TDO <sup>-12</sup> TDO		ТБО		JTAG test data output	0	Н	V <sub>DDE2</sub>	TDO/Up	TDO/Up	AB1	AB1
TMS1² TMS		TMS	-	JTAG test mode select input	_	Ь	V <sub>DDE2</sub>	TMS/Up	TMS/Up	AB3	AB3

)/PCR1	Signal Name <sup>2</sup>	√\@ <sub>3</sub>	Function <sup>4</sup>	Function Summary	noito	∑ype <sup>5</sup>	ege <sup>6</sup>	State during	State after	Package Location	age
olgo		//d			Dire	Pad	lοV	NE SE	RESET <sup>8</sup>	917	919
I	JCOMP	_12	JCOMP	JTAG TAP controller enable	_	ш	V <sub>DDE2</sub>	JCOMP/Down	JCOMP/Down	72	U2
I	TEST	1	TEST	Test mode select (not for customer use)	_	ш	<b>У</b> ррен1	TEST/Down	TEST/Down	B4	<b>B</b>
I	VDDSYN	I	VDDSYN	Clock synthesizer power input	0	VDDE	V <sub>DDSYN</sub>	NASQQA	VDDSYN	AD26	AD26
1	VSSSYN	I	VSSSYN	Clock synthesizer ground input	_	VSSE	V <sub>DDSYN</sub>	NXSSSA	NASSSA	AA26	AA26
I	VSTBY	ı	VSTBY	SRAM standby power input	_	VHV	V <sub>DDEH1</sub>	VSTBY	VSTBY	4W	4M
I	REGSEL	1	REGSEL	Selects regulator mode (Linear/Switch mode)	_	AE	V <sub>DDREG</sub>	REGSEL	REGSEL	W23	W23
I	REGCTL	1	REGCTL	Regulator controller output to base/gate of power transistor	0	AE	V <sub>DDREG</sub>	REGCTL	REGCTL	Y26	Y26
I	VSSFL	I	VSSFL	Tie to V <sub>SS</sub>	_	NSS	V <sub>DDREG</sub>	VSSFL	VSSFL	AB25	AB25
1	VDDREG	I	VDDREG	Source voltage for on-chip regulators and Low voltage detect circuits	_	VDDINT	V <sub>DDREG</sub>	VDDREG	VDDREG	AA25	AA25

The GPIO number is the same as the corresponding pad configuration register (SIU\_PCRn) number in pins that have GPIO functionality. For pins that do not have GPIO functionality, this number is the PCR number

The primary signal name is used as the pin label on the BGA map for identification purposes. However, the primary signal function is not available on all devices and is indicated by a dash in the following table columns: Signal Functions, P/F/G, and I/O Type.

P/A/G stands for Primary/Alternate/GPIO . This column indicates which function on a pin is Primary, Alternate 1, Alternate 2, (Alternate n) and GPIO.

Each line in the Function column corresponds to a separate signal function on the pin. For all device I/O pins, the primary, alternate, or GPIO signal functions are designated in the PA field of the SIU\_PCRn registers except where explicitly noted.

<sup>5</sup> MH = High voltage, medium speed

F = Fast speed

FS = Fast speed with slew

AE = Analog with ESD protection circuitry (up/down = pull up and pull down circuits included in the pad)

VHV = Very high voltage

VDDE (fast I/O) and VDDEH (slow I/O) power supply inputs are grouped into segments. Each segment of VDDEH pins can connect to a separate 3.3-5.0 V (+5%/−10%) power supply input. Each segment of VDDE pins can connect to a separate 1.8–3.3 V (±10%) power supply.

pulldown enabled, Low – output driven low, High – output driven high, ABS — Auto Baud Select (during Reset or until JCOMP assertion). A dash on the left side All pins are sampled after the internal POR is negated. The terminology used in this column is: O – output, I – input, Up – weak pull up enabled, Down – weak of the slash denotes that both the input and output buffers for the pin are off. A dash on the right side of the slash denotes that there is no weak pull up/down enabled on the pin. The signal name to the left or right of the slash indicates the pin is enabled.

The Function After Reset of a GPI function is general purpose input. A dash on the left side of the slash denotes that both the input and output buffers for the pin are off. A dash on the right side of the slash denotes that there is no weak pull up/down enabled on the pin.

MPC5676R Microcontroller Data Sheet, Rev. 4

Freescale Semiconductor

- During and just after POR negates, internal pull resistors can be enabled, resulting in as much as 4 mA of current draw. The pull resistors are disabled when the system clock propagates through the device.
- <sup>10</sup> NMI function is selected using the SIU\_IREER/SIU\_IFEER registers and has priority over any other function on this pin.
- 11 Nexus reset is different than system reset; MDO0-11 are enabled in RPM or FPM trace modes, while MDO12-15 are enabled in FPM trace mode only. MSEO and MCKO are also dependent on trace (RPM or FPM) being enabled.
- 12 The Nexus pins don't have a "primary" function as they are not configured by the SIU. The pins are selected by asserting JCOMP and configuring the NPC. SIU values have no effect on the function of these pins once enabled.
- <sup>13</sup> MCKO is disabled from reset; it can be enabled from the tool (controlled by Nexus NPC\_PCR register).
  - <sup>14</sup> Do not connect pin directly to a power supply or ground.
- 15 While JCOMP is negated, the MDO0 pad is pulled up because of the default values in its SIU PCR. When JCOMP is asserted, the MDO0 pad is enabled as an output and goes low when the system clock is present.

108



### **Appendix B Revision History**

Table 40 describes the changes made to this document between revisions.

### **Table 40. Revision History**

Revision	Date	Description
Rev 1	5 Aug 2011	Initial customer release
Rev 2	21 Dec 2011	Added information about specs 1a through 1d in the PMC Electrical Specifications table
		Updated the footnote reference (changed from <sup>13</sup> to <sup>14</sup> ) of spec 18 of the PMC Electrical Specifications table.
		Updated the Operating Current 5.0 V Supplies @ fsys = 180MHz VDDA Max value (changed from 30 to 50).
		Updated footnote <sup>1</sup> of the VDD33 Pad Average DC Current table (changed IDDE to IDD33).
		Updated the pF value of 11 SRC/DSC Fast with Slew Rate (changed from 2.6 to 200) i the Pad AC Specifications (VDDEH = 5.0 V, VDDE = 3.3 V) table.
		Added a footnote for ANA0-ANA7 ( <sup>9</sup> ) functions in the "Signal Properties and Muxing Summary" table.
		Added a footnote for MDO0-MDO15 ( <sup>14</sup> ) and MSEO0 functions in the "Signal Properties and Muxing Summary" table.
		Updated figure numbers 25, 27, 29, and 31: Added specs 1-4.
		Changed the title of the "PFCPR1 Settings" table to "BIUCR1/BIUCR3".
		Added a new row "Load" under "Termination" in the "DSPI LVDS Pad Specification" tab
		Updated the "Max" and "Typical" values of "Delay, Z to Normal", "Rise/Fall Time", and "Da Frequency" in the "DSPI LVDS Pad Specification" table.
		Changed "V <sub>DDE</sub> " to "V <sub>DDEH</sub> " in footnote <sup>10</sup> of the "DC Electrical Specifications" table.
		<ul> <li>Made the following changes in the "DSPI Timing" table:</li> <li>Update the minimum peripheral bus frequencies for "Data Setup Time for Inputs" an "Data Hold Time for Outputs".</li> <li>Updated the maximum peripheral bus frequencies for "Data Valid (after SCK edge)"</li> <li>Added "Master (LVDS)" information for "Data Valid (after SCK edge)" and "Data Hold Time for Outputs".</li> </ul>
		Changed the minimum voltage value of the "I/O Supply Voltage (fast I/O pads)" from "1.62 V" to "3.0 V" in the "DC Electrical Specifications" table.
		Changed "V <sub>DDE</sub> " values from "1.62 V to 1.98 V" to "3.0 V to 3.6 V" in footnote <sup>1</sup> of the "P AC Specifications (V <sub>DDEH</sub> = 5.0 V, V <sub>DDE</sub> = 3.3 V)" table.
		Removed voltage ranges "1.62 V–1.98 V" and "2.25 V–2.75 V" from "Fast I/O Weak Pu Up/Down Current" in the "DC Electrical Specifications" table.

MPC5676R Microcontroller Data Sheet, Rev. 4

Freescale Semiconductor 109



### **Revision History**

### **Table 40. Revision History (continued)**

Revision	Date	Description
Rev 3	10 August 2012	Added minimum and maximum "Nominal bandgap reference voltage" values in the "PMC Electrical Specifications" table. Updated the maximum "Medium I/O Output Low Voltage" value (changed from 0.2 x VDDEH to 0.2 x VDDEH and 0.15 x VDDEH) in the "DC Electrical Specifications" table, moved reference to the footnote $^{10}$ (I $_{OH,S}$ = {11.6} mA and I $_{OL,S}$ = {17.7} mA for {medium} I/O with VDDEH = 3.0 V) to "0.2 x VDDEH", and added a new footnote $^{11}$ (IOL_S=2 mA) to "0.15 x VDDEH". Updated footnote9 (IOH_F = {12.20,30,40}) mA and IOL_F = {24.40,50,65} mA for {00,01,10,11} drive mode with VDDE = 3.0 V). Removed "IOH_F = {7.13,18,25} mA and IOL_F = {18.30,35,50} mA for {00,01,10,11} drive mode with VDDE = 3.0 V). Removed "IOH_F = {7.13,18,25} mA and IOL_F = {18.30,35,50} mA for {00,01,10,11} drive mode with VDDE = 2.25 V; IOH_F = {3.7,10,16} mA and IOL_F = {12.20,27,35} mA for {00,01,10,11} drive mode with VDDE = 1.62 V". Added minimum and maximum values to all rows of the "Power Management Control (PMC) Specification" table. Updated the "Accuracy" temperature values in the "Temperature Sensor Electrical Specifications" table: Changed "-40 C to 100 C to 40 C to 150 C, removed the correspnding "Typ" value, removed "100 C to 150 C, and added minimum (10) and maximum (+10) values. Added a new section "ADC Internal Resource Measurements" and moved "Power Management Control (PMC) Specifications", "Standby RAM Regulator Electrical Specifications", "ADC Band Gap Reference / IVI Electrical Specifications", and "Temperature Sensor Electrical Specifications" tables to the section. Changed "Minimum Data Retention at 25 °C ambient temperature" to "Minimum Data Retention at 25 °C ambient temperature" to "Minimum Data Retention at 25 °C ambient temperature" to "Minimum Data Retention," and high address blocks of the flash arrays are erased (all bits set to 1) before leaving the factory. Updated the "DSPI LVDS Pad Specification" table: Changed maximum "Load" value from "25" to "32", minimum values for "Differential Output Vol
Rev 4	21 January 2016	Added a table "Flash Memory AC Timing Specifications".  Updated the min and max values from -10 and +10 to -20 and +20 for "Accuracy" in the "Temperature Sensor Electrical Specifications" table.

110 Freescale Semiconductor



How to Reach Us:

Home Page: freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address:freescale.com/SalesTermsandConditions.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, inc. Reg. U.S. Pat. & Tm. Off. the power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2016. All rights reserved.

Document Number: MPC5676R Rev. 4 16 Feb 2016



