
INTEGRATED CIRCUITS



Product specification Supersedes data of 1999 Feb 24 File under Integrated Circuits, IC02 1999 Oct 12



TDA8002C

FEATURES

- Single supply voltage interface (3.3 or 5 V environment)
- Low-power sleep mode
- Three specific protected half-duplex bidirectional buffered I/O lines
- V_{CC} regulation 5 V ±5% or 3 V ±5%, I_{CC} < 55 mA for V_{DD} = 3.0 to 6.5 V, with controlled rise and fall times
- Thermal and short-circuit protections with current limitations
- Automatic ISO 7816 activation and deactivation sequences
- Enhanced ESD protections on card side (>6 kV)
- Clock generation for the card up to 12 MHz with synchronous frequency changes
- Clock generation up to 20 MHz (external clock)
- Synchronous and asynchronous cards (memory and smart cards)
- ISO 7816, GSM11.11 compatibility and EMV (Europay, MasterCard® and Visa) compliant
- Step-up converter for V_{CC} generation
- Supply supervisor for spikes elimination and emergency deactivation
- Chip select input for easy use of several TDA8002Cs in parallel.

APPLICATIONS

IC card readers for:

- GSM applications
- Banking
- Electronic payment
- Identification
- Pay TV
- Road tolling.

GENERAL DESCRIPTION

The TDA8002C is a complete low-power analog interface for asynchronous and synchronous cards. It can be placed between the card and the microcontroller. It performs all supply, protection and control functions. It is directly compatible with ISO 7816, GSM11.11 and EMV specifications.

TYPE NUMBER			PACKAGE	
	MARKING	NAME	DESCRIPTION	VERSION
TDA8002CT/A/C1	TDA8002CT/A	SO28	plastic small outline package; 28 leads; body width	SOT136-1
TDA8002CT/B/C1	TDA8002CT/B		7.5 mm	
TDA8002CT/C/C1	TDA8002CT/C			
TDA8002CG/C1	TDA8002C	LQFP32	plastic low profile quad flat package; 32 leads; body $5 \times 5 \times 1.4$ mm	SOT401-1

ORDERING INFORMATION


TDA8002C

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies						
V _{DD}	supply voltage		3.0	-	6.5	V
I _{DD(lp)}	supply current	low-power	-	-	150	μA
I _{DD(idle)}	supply current	Idle mode; f _{CLKOUT} = 10 MHz	-	-	5	mA
I _{DD(active)}	supply current	active mode; $V_{CC(O)} = 5 V$; $f_{CLKOUT} = 10 MHz$				
		$f_{CLK} = LOW; I_{CC} = 100 \ \mu A$	_	_	8	mA
		$f_{CLK} = 5 \text{ MHz}; I_{CC} = 10 \text{ mA}$	-	_	50	mA
		f _{CLK} = 5 MHz; I _{CC} = 55 mA	_	_	140	mA
		active mode; $V_{CC(O)} = 3 V$; f _{CLKOUT} = 10 MHz				
		$f_{CLK} = LOW; I_{CC} = 100 \ \mu A$	_	_	8	mA
		$f_{CLK} = 5 \text{ MHz}; I_{CC} = 10 \text{ mA}$	-	_	50	mA
		$f_{CLK} = 5 \text{ MHz}; I_{CC} = 55 \text{ mA}$	-	-	140	mA
Card supp	ly			-		
V _{CC(O)}	output voltage	active mode for $V_{CC} = 5 V$				
		I _{CC} < 55 mA; DC load	4.6	-	5.4	V
		I _{CC} = 40 nAs; AC load	4.6	-	5.4	V
		active mode for $V_{CC} = 3 V$				
		I _{CC} < 55 mA; DC load	2.76	-	3.24	V
		I _{CC} = 40 nAs; AC load	2.76	-	3.24	V
General				-	-	
f _{CLK}	card clock frequency		0	-	12	MHz
t _{de}	deactivation sequence duration		60	80	100	μs
P _{tot}	continuous total power dissipation					
	TDA8002CT/x	$T_{amb} = -25$ to +85 °C	-	-	0.56	W
	TDA8002CG	$T_{amb} = -25$ to +85 °C		_	0.46	W
T _{amb}	ambient temperature		-25	-	+85	°C

TDA8002C

BLOCK DIAGRAM



TDA8002C

PINNING


		Р	IN			
SYMBOL	TYPE CT/A	TYPE CT/B	TYPE CT/C	TYPE CG	I/O	DESCRIPTION
XTAL1	1	1	1	30	I	crystal connection or input for external clock
XTAL2	2	2	2	31	0	crystal connection
I/OUC	3	3	3	32	I/O	data I/O line to and from microcontroller
AUX1UC	4	4	4	1	I/O	auxiliary line 1 to and from microcontroller for synchronous applications
AUX2UC	5	_	_	2	I/O	auxiliary line 2 to and from microcontroller for synchronous applications
CS	-	5	5	3	I	chip select control input for enabling pins I/OUC, AUX1UC, AUX2UC, CLKSEL, CLKDIV1, CLKDIV2, STROBE, CV/TV, CMDVCC, RSTIN, OFF and MODE; note 1
ALARM	6	6	6	4	0	open drain PMOS reset output for microcontroller (active HIGH)
CLKSEL	7	7	7	5	I	control input signal for CLK (LOW = XTAL oscillator; HIGH = STROBE input)
CLKDIV1	8	8	8	6	I	control input with CLKDIV2 for choosing CLK frequency
CLKDIV2	9	9	9	7	I	control input with CLKDIV1 for choosing CLK frequency
STROBE	10	10	10	8	I	external clock input for synchronous applications
CLKOUT	11	11	11	9	0	clock output (see Table 1)
DGND1	12	12	12	10	supply	digital ground 1
AGND	13	13	13	11	supply	analog ground
S2	14	14	14	12	I/O	capacitance connection for voltage doubler
V _{DDA}	15	15	15	13	supply	analog supply voltage
S1	16	16	16	14	I/O	capacitance connection for voltage doubler
VUP	17	17	17	15	I/O	output of voltage doubler
I/O	18	18	18	16	I/O	data I/O line to and from card
AUX2	19	_	_	17	I/O	auxiliary I/O line to and from card
PRES	20	19	19	18	I	card input presence contact (active LOW)
PRES	_	20	_	_	I	active HIGH card input presence contact
CV/TV	-	_	20	19	I	card voltage selection input line (high = 5 V, low = 3 V); note 1
AUX1	21	21	21	20	I/O	auxiliary I/O line to and from card
CLK	22	22	22	21	0	clock to card output (C3I) (see Table 1)
RST	23	23	23	22	0	card reset output (C2I)
V _{CC}	24	24	24	23	0	supply for card (C1I)
CMDVCC	25	25	25	24	I	start activation sequence input from microcontroller (active LOW)
RSTIN	26	26	26	25	I	card reset input from microcontroller
OFF	27	27	27	26	0	open-drain NMOS interrupt output to microcontroller (active LOW)


TDA8002C


		P	IN				
SYMBOL	TYPE CT/A	TYPE CT/B	TYPE CT/C	TYPE CG	I/O		
MODE	28	28	28	27	I	operating mode selection input (HIGH = normal; LOW = sleep)	
V _{DDD}		_	—	28	supply	digital supply voltage	
DGND2	_		_	29	supply	digital ground 2	

Note

1. A pull-up resistor of 100 $k\Omega$ connected to V_{DD} is integrated.







TDA8002C

FUNCTIONAL DESCRIPTION

Power supply

The supply pins for the chip are V_{DDA} , V_{DDD} , AGND, DGND1 and DGND2. V_{DDA} and V_{DDD} (i.e. V_{DD}) should be in the range of 3.0 to 6.5 V. All card contacts remain inactive during power-up or power-down.

On power-up, the logic is reset by an internal signal. The sequencer is not activated until V_{DD} reaches $V_{th2} + V_{hys2}$ (see Fig.6). When V_{DD} falls below V_{th2} , an automatic deactivation sequence of the contacts is performed.

Chip selection

The chip select pin (CS) allows the use of several TDA8002Cs in parallel.

When CS is HIGH, the pins RSTN, \overline{CMDVCC} , MODE, CV/ \overline{TV} , CLKDIV1, CLKDIV2, CLKSEL and STROBE control the chip, pins I/OUC, AUX1UC and AUX2UC are the copy of I/O, AUX1 and AUX2 when enabled (with integrated 20 k Ω pull-up resistors connected to V_{DD}) and \overline{OFF} is enabled.

When CS goes LOW, the levels on pins RSTIN, \overline{CMDVCC} , MODE, CV/ \overline{TV} , CLKDIV1, CLKDIV2 and STROBE are internally latched, I/OUC, AUX1UC and AUX2UC go to high-impedance with respect to I/O, AUX1 and AUX2 (with integrated 100 k Ω pull-up resistors connected to V_{DD}) and \overline{OFF} is high-impedance.

Supply voltage supervisor (V_{DD})

This block surveys the V_{DD} supply. A defined retriggerable pulse of 10 ms minimum (t_W) is delivered on the ALARM output during power-up or power-down of V_{DD} (see Fig.6). This signal is also used for eliminating the spikes on card contacts during power-up or power-down.

When V_{DD} reaches $V_{th2} + V_{hys2}$, an internal delay (t_W) is started. The ALARM output is active until this delay has expired. When V_{DD} falls below V_{th2} , ALARM is activated and a deactivation sequence of the contacts is performed.

Clock circuitry

The TDA8002C supports both synchronous and asynchronous cards. There are three methods to clock the circuitry:


- Apply a clock signal to pin STROBE
- Use of an internal RC oscillator
- Use of a quartz oscillator which should be connected between pins XTAL1 and XTAL2 or an external clock applied on XTAL1.


When CLKSEL is HIGH, the clock should be applied to the STROBE pin. When CLKSEL is LOW, the internal oscillators is used.

When an internal clock is used, the clock output is available on pin CLKOUT. The RC oscillator is selected by making CLKDIV1 HIGH and CLKDIV2 LOW. The clock output to the card is available on pin CLK. The frequency of the card clock can be the input frequency divided by 2 or 4, STOP low or 1.25 MHz, depending on the states of CLKDIV1 or CLKDIV2 (see Table 1).

When STROBE is used for entering the clock to a synchronous card, STROBE should remain stable during activation sequence otherwise the first pulse may be omitted.

Do not change CLKSEL during activation. When in low-power (sleep) mode, the internal oscillator frequency which is available on pin CLKOUT is lowered to approximately 16 kHz for power economy purposes.





MODE	CLKSEL	CLKDIV1	CLKDIV2	FREQUENCY OF CLK	FREQUENCY OF CLKOUT
HIGH	LOW	HIGH	LOW	¹ / ₂ f _{int}	¹ / ₂ f _{int}
HIGH	LOW	LOW	LOW	$^{1}/_{4}f_{xtal}$	f _{xtal}
HIGH	LOW	LOW	HIGH	¹ / ₂ f _{xtal}	f _{xtal}
HIGH	LOW	HIGH	HIGH	STOP low	f _{xtal}
HIGH	HIGH	X ⁽¹⁾	X ⁽¹⁾	STROBE	f _{xtal}
LOW ⁽²⁾	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	STOP low	$1/_{2}f_{int}^{(3)}$

Table 1 Clock circuitry definition

Notes

- 1. X = don't care.
- 2. In low-power mode.
- 3. $f_{int} = 32 \text{ kHz}$ in low-power mode.

I/O circuitry

The three I/O transceivers are identical. The state is HIGH for all I/O pins (i.e. I/O, I/OUC, AUX1, AUX1UC, AUX2 and AUX2UC). Pin I/O is referenced to V_{CC} and pin I/OUC to V_{DD}, thus ensuring proper operation in the event that V_{CC} \neq V_{DD}.


The first side on which a falling edge is detected becomes a master (input). An anti-latch circuitry first disables the detection of the falling edge on the other side, which becomes slave (output), see Fig.8.

After a delay time t_d (between 50 and 400 ns), the logic 0 present on the master side is transferred on the slave side.

When the input is back to HIGH level, a current booster is turned on during the delay t_d on the output side and then both sides are back to their idle state, ready to detect the next logic 0 on any side.

In the event of a conflict, both lines may remain LOW until the software enables the lines to be HIGH. The anti-latch circuitry ensures that the lines do not remain LOW if both sides return HIGH, regardless of the prior conditions. The maximum frequency on the lines is approximately 200 kHz.

When CS is HIGH, I/OUC, AUX1UC and AUX2UC are internally pulled-up to V_{DD} with 20 k Ω resistors. When CS is LOW, I/OUC, AUX1UC and AUX2UC are permanently HIGH (with integrated 100 k Ω pull-up resistors connected to V_{DD}).



TDA8002C

Logic circuitry

After power-up, the circuit has six possible states of operation. Figure 9 shows the state diagram.

IDLE MODE

After reset, the circuit enters the idle mode. A minimum number of functions in the circuit are active while waiting for the microcontroller to start a session:

- All card contacts are inactive
- I/OUC, AUX1UC and AUX2UC are high-impedance
- Oscillator (XTAL) runs, delivering CLKOUT
- Voltage supervisor is active.

LOW-POWER MODE


When pin MODE goes LOW, the circuit enters the low-power (sleep) mode. As long as pin MODE is LOW no activation is possible.

If pin MODE goes LOW in the active mode, a normal deactivation sequence is performed before entering the low-power mode. When pin MODE goes HIGH, the circuit enters the normal operating mode after a delay of at least 6 ms (96 cycles of CLKOUT). During this time the CLKOUT remains at 16 kHz.

- All card contacts are inactive
- Oscillator (XTAL) does not operate
- The V_{DD} supervisor, ALARM output, card presence detection and OFF output remain functional
- Internal oscillator is slowed to 32 kHz, providing 16 kHz on CLKOUT.

ACTIVE MODE

When the activation sequence is completed, the TDA8002C will be in the active mode. Data is exchanged between the card and the microcontroller via the I/O lines.



TDA8002C

ACTIVATION SEQUENCE


From Idle mode, the circuit enters the activation mode when the microcontroller sets the \overline{CMDVCC} line LOW or sets the MODE line HIGH when the \overline{CMDVCC} line is already LOW. The internal circuitry is then activated, the internal clock is activated and an activation sequence is executed. When RST is enabled it becomes the inverse of RSTIN.

Figures 10 to 12 illustrate the activation sequence as follows:


1. Step-up converter is started $(t_1 \approx t_0)$

- 2. V_{CC} rises from 0 to 3 or 5 V ($t_2 = t_1 + 1^{1/2}T$) (according to the state on pin CV/TV)
- 3. I/O, AUX1 and AUX2 are enabled and CLK is enabled $(t_3 = t_1 + 4T)$; I/O, AUX1 and AUX2 were forced LOW until this time
- 4. CLK is set by setting RSTIN to HIGH (t₄)
- 5. RST is enabled ($t_5 = t_1 + 7T$); after t_5 , RSTIN has no further action on CLK, but is only controlling RST.

The value of V_{CC} (5 or 3 V) must be selected by the level on pin CV/ \overline{TV} before the activation sequence.



SC_INT/64						
CLKDIV1	-			t _{act}	 -	
CLKDIV2]	
	t ₀					
VUP	t ₁					
V _{CC}		t ₂	t			
I/O			t ₃ LOW			
CLK						
RSTIN						
RST						




TDA8002C

DEACTIVATION SEQUENCE

When a session is completed, the microcontroller sets the \overline{CMDVCC} line to HIGH state or MODE line to LOW state. The circuit then executes an automatic deactivation sequence by counting the sequencer down and thus end in the Idle mode.

Figures 13 and 14 illustrate the deactivation sequence as follows:

- 1. RST goes LOW ($t_{11} \approx t_{10}$)
- 2. CLK is stopped $(t_{12} = t_{11} + \frac{1}{2}T)$
- 3. I/O, AUX1 and AUX2 fall to zero $(t_{13} = t_{11} + T)$
- 4. V_{CC} falls to zero ($t_{14} = t_{11} + 1\frac{1}{2}T$); a special circuit ensures that I/O remains below V_{CC} during the falling slope of V_{CC}
- 5. VUP falls ($t_{15} = t_{11} + 5T$).



Product specification


TDA8002C

Fault detection

The following fault conditions are monitored by the circuit:

- Short-circuit or high current on V_{CC}
- Removing card during transaction
- V_{DD} dropping
- Overheating.

When one or more of these faults are detected, the circuit pulls the interrupt line $\overline{\mathsf{OFF}}$ to its active LOW state and a deactivation sequence is initiated. In the event that the card is present the interrupt line $\overline{\mathsf{OFF}}$ is set to HIGH state when the microcontroller has reset the $\overline{\mathsf{CMDVCC}}$ line HIGH (after completion of the deactivation sequence). In the event that the card is not present $\overline{\mathsf{OFF}}$ remains LOW.



TDA8002C

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134); note 1.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DDD}	digital supply voltage		-0.3	+6.5	V
V _{DDA}	analog supply voltage		-0.3	+6.5	V
V _{CC}	card supply voltage pins; XTAL1, XTAL2, ALARM, CS, MODE, RSTIN, CLKSEL, AUX2UC, AUX1UC, CLKDIV1, CLKDIV2, CLKOUT, STROBE, CMDVCC, CV/TV and OFF		-0.3	+6.5	V
V _{i(card)}	input voltage on card contact pins; I/O, AUX2, $\overline{\text{PRES}}$, PRES, AUX1, CLK, RST and V_{CC}		-0.3	+6.5	V
V _{es}	electrostatic handling voltage on pins I/O, AUX2, PRES, PRES, AUX1, CLK, RST and V _{CC}		-6	+6	kV
	on all other pins		-2	+2	kV
T _{stg}	storage temperature		-55	+125	°C
P _{tot}	continuous total power dissipation				
	TDA8002CT/x	T _{amb} = −25 to +85 °C	_	0.56	W
	TDA8002CG	T _{amb} = −25 to +85 °C	-	0.46	W
T _{amb}	ambient temperature		-25	+85	°C
Tj	junction temperature		-	150	°C

Note

1. Stress beyond these levels may cause permanent damage to the device. This is a stress rating only and functional operation of the device under this condition is not implied.

HANDLING

Every pin withstands the ESD test according to MIL-STD-883C class 3 for card contacts, class 2 for the remaining. Method 3015 (HBM 1500 Ω , 100 pF) 3 positive pulses and 3 negative pulses on each pin with respect to ground.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th(j-a)}	thermal resistance from junction to ambient	in free air		
	SOT136-1		70	K/W
	SOT401-1		91	K/W

TDA8002C

CHARACTERISTICS

 V_{DD} = 3.3 V; T_{amb} = 25 $^{\circ}C;$ f_{xtal} = 10 MHz; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies			•			-
V _{DD}	supply voltage		3	-	6.5	V
I _{DD(lp)}	supply current	low-power mode	_	_	150	μA
I _{DD(idle)}	supply current	Idle mode; f _{CLKOUT} = 10 MHz	_	-	5	mA
I _{DD(active)}	supply current	active mode; V _{CC(O)} = 5 V; f _{CLKOUT} = 10 MHz				
		$f_{CLK} = LOW; I_{CC} = 100 \ \mu A$	_	-	8	mA
		f _{CLK} = 5 MHz; I _{CC} = 10 mA	_	_	50	mA
		f _{CLK} = 5 MHz; I _{CC} = 55 mA	_	_	140	mA
		active mode; $V_{CC(O)} = 3 V$; f _{CLKOUT} = 10 MHz				
		$f_{CLK} = LOW; I_{CC} = 100 \ \mu A$	-	-	8	mA
		$f_{CLK} = 5 \text{ MHz}; I_{CC} = 10 \text{ mA}$	-	-	50	mA
		$f_{CLK} = 5 \text{ MHz}; I_{CC} = 55 \text{ mA}$	-	-	140	mA
V _{th2}	threshold voltage on V _{DD} for voltage supervisor	falling	2.2	-	2.4	V
V _{hys2}	hysteresis on V _{th2}		50	100	150	mV
Card supply	y	•	•			•
V _{CC(O)}	output voltage	Idle mode	-	-	0.3	V
		active mode				
		V _{CC} = 5 V; I _{CC} < 55 mA; DC load	4.6	_	5.4	V
		I _{CC} = 40 nAs; AC load	4.6	_	5.4	V
		V _{CC} = 3 V; I _{CC} < 55 mA; DC load	2.76	_	3.24	V
		I _{CC} = 24 nAs; AC load	2.76	_	3.24	V
I _{CC(O)}	output current	$V_{CC(O)}$ = from 0 to 5 or 3 V	_	_	55	mA
		V _{CC} short-circuited to ground	-	200	-	mA
SR	slew rate	rising or falling slope	0.10	0.15	0.20	V/µs
Crystal con	nections (XTAL1 and XTAL2)					·
C _{ext}	external capacitors	note 1	-	15	_	pF
f _{xtal}	resonance frequency	note 2	2	_	24	MHz

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Data lines				-!	-1	
GENERAL						
t _{d(edge)}	delay between falling edge of I/O, AUX1, AUX2, I/OUC, AUX1UC and AUX2UC		_	-	1	μs
t _r , t _f	rise and fall times	C _i = C _o = 30 pF	_	-	0.5	μs
f _{I/O(max)}	maximum frequency on data lines		_	-	200	kHz
DATA LINES I	/O, AUX1 and AUX2 (with 10 k	Ω pull-up resistor connect	еd to V _{CC})			
Vo	output voltage	Idle and low-power modes	0	-	0.3	V
V _{OH}	HIGH-level output voltage on data lines	I _{OH} = -20 μA	0.8V _{CC}	-	V _{CC}	V
V _{OL}	LOW-level output voltage on data lines	I _{I/O} = 1 mA	-	-	0.4	V
V _{IH}	HIGH-level input voltage on data lines		0.6V _{CC}	-	V _{CC}	V
V _{IL}	LOW-level input voltage on data lines		0	-	0.5	V
V _{idle}	voltage on data lines outside a session		_	-	0.4	V
R _{pu}	internal pull-up resistance between data lines and V_{CC}		8	10	12	kΩ
I _{edge}	current from data lines when active pull-up is active		_	1	-	mA
IIL	LOW-level input current on data lines	$V_{IL} = 0.4 V$	-	-	-600	μA
I _{IH}	HIGH-level input current on data lines	$V_{IH} = V_{CC}$	-	-	10	μA
	/OUC, AUX1UC AND AUX2UC (in CS is LOW)	WITH 20 K Ω pull-up resistor	CONNECTED 1	го V _{DD} whi	EN CS IS HIG	H AND
V _{OH}	HIGH-level output voltage on data lines	I _{OH} = -20 μA	V _{DD} - 1	-	V _{DD} + 0.2	V
V _{OL}	LOW-level output voltage on data lines	I _{I/OUC} = 1 mA	_	-	0.4	V
V _{IH}	HIGH-level input voltage on data lines		0.7V _{DD}	-	V _{DD}	V
V _{IL}	LOW-level input voltage on data lines		0	-	0.3V _{DD}	V
Z _{idle}	impedance on data lines outside a session		10	-	-	MΩ
ALARM and	d OFF when connected (open	-drain outputs)			,	
I _{OH(OFF)}	HIGH-level output current on pin OFF	$V_{OH(OFF)} = 5 V$	-	-	5	μA


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{OL(OFF)}	LOW-level output voltage on pin OFF	I _{OL(OFF)} = 2 mA	-	_	0.4	V
I _{OL(ALARM)}	LOW-level output current on pin ALARM	$V_{OL(ALARM)} = 0 V$	-	_	-5	μA
V _{OH(ALARM)}	HIGH-level output voltage on pin ALARM	$I_{OH(ALARM)} = -2 \text{ mA}$	V _{DD} – 1	_	-	V
t _W	ALARM pulse width		6	_	20	ms
Clock outpu	It (CLKOUT; powered from V	dd)		•		
f _{CLKOUT}	frequency on CLKOUT		0	_	20	MHz
01.000		low power	_	16	_	kHz
V _{OL}	LOW-level output voltage	I _{OL} = 1 mA	0	_	0.5	V
V _{OH}	HIGH-level output voltage	$I_{OH} = -1 \text{ mA}$	V _{DD} – 0.5	_	_	V
t _r , t _f	rise and fall times	$C_L = 15 \text{ pF}; \text{ notes } 3 \text{ and } 4$	_	-	8	ns
δ	duty factor	$C_L = 15 \text{ pF}; \text{ notes } 3 \text{ and } 4$	40	_	60	%
Internal osc	illator			•		
f _{int}	frequency of internal	active mode	2	2.5	3	MHz
	oscillator	sleep mode	_	32	_	kHz
Card reset of	output (RST)		I			
V _{O(inact)}	output voltage	inactive modes	0	_	0.3	V
t _{d(RST)}	delay between RSTIN and RST	RST enabled	-	_	100	ns
V _{OL}	LOW-level output voltage	I _{OL} = 200 μA	0	_	0.3	V
V _{OH}	HIGH-level output voltage	I _{OH} = -200 μA	V _{CC} – 0.5	_	V _{cc}	V
t _r , t _f	rise and fall times	C _L = 30 pF	_	_	0.5	ns
Card clock	output (CLK)					
V _{O(inact)}	output voltage	inactive modes	0	_	0.3	V
V _{OL}	LOW-level output voltage	I _{OL} = 200 μA	0	_	0.3	V
V _{OH}	HIGH-level output voltage	$I_{OH} = -50 \ \mu A$	V _{CC} – 0.5	_	V _{CC}	V
t _r , t _f	rise and fall times	C _L = 30 pF; note 3	_	_	8	ns
δ	duty factor	C _L = 30 pF; note 3	45	-	55	%
SR	slew rate (rise and fall)		0.2	_	-	V/ns
Strobe inpu	t (STROBE)				·	
f STROBE	frequency on STROBE		0	_	10	MHz
V _{IL}	LOW-level input voltage		0	-	0.3V _{DD}	V
VIH	HIGH-level input voltage		0.7V _{DD}	_	V _{DD}	V
	s (CLKSEL, CLKDIV1, CLKDI	V2, MODE, CMDVCC and RS	TIN); note 5			
V _{IL}	LOW-level input voltage		0	_	0.3V _{DD}	V
V _{IH}	HIGH-level input voltage		0.7V _{DD}	_	V _{DD}	V

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
LOGIC INPUTS	(CV/TV AND CS) (INTEGRATED	0.10 kΩ pull-up resistor coi	NNECTED TO V	DD); note 5		
V _{IL}	LOW-level input voltage		0	_	0.3V _{DD}	V
VIH	HIGH-level input voltage		0.7V _{DD}	_	V _{DD}	V
Logic input	s PRES and PRES; note 5	1	l	-	-	
V _{IL}	LOW-level input voltage		0	-	0.3V _{DD}	V
V _{IH}	HIGH-level input voltage		0.7V _{DD}	-	V _{DD}	V
I _{IL(PRES)}	LOW-level input current on pin PRES	V _{OL} = 0 V	-	-	-10	μA
I _{IH(PRES)}	HIGH-level input current on pin PRES		-	_	10	μA
Protections						
T _{sd}	shut-down local temperature		-	135	-	°C
I _{CC(sd)}	shut-down current at V _{CC}		-	-	90	mA
Timing		•	·		ł	
t _{act}	activation sequence duration	guaranteed by design; see Fig.12	-	180	220	μs
t _{de}	deactivation sequence duration	guaranteed by design; see Fig.14	50	70	100	μs
t ₃	start of the window for sending CLK to the card	see Figs 10 and 11	_	-	130	μs
t ₅	end of the window for sending CLK to the card	see Fig.11	150	-	-	μs
t _{IS}	time from input to select		100	_	-	ns
t _{SI}	time from select to input		1000	-	-	ns
t _{ID}	time from input to deselect		1000	_	-	ns
t _{DI}	time from deselect to input		100	-	-	ns
t _{SL}	time from select to low impedance		-	-	40	ns
t _{DZ}	time from deselect to high impedance	pull-up resistor at pin $\overline{OFF} = 10 \text{ k}\Omega$; 1 device	_	-	6	ns
		2 devices in parallel	-	-	3	ns
t _{r(max)}	maximum rise time on pin CS		-	-	100	ns
t _{f(max)}	maximum fall time on pin CS		-	-	100	ns

TDA8002C

Notes

- 1. It may be necessary to connect capacitors from XTAL1 and XTAL2 to ground depending on the choice of crystal or resonator.
- 2. When the oscillator is stopped in mode 1, XTAL1 is set to HIGH.
- 2. When the oscillator is stopped in mode 1, ATAL IS Set to HELL. 3. The transition time and duty cycle definitions are shown in Fig.15; $\delta = \frac{t_1}{t_1 + t_2}$
- 4. CLKOUT transition time and duty cycle do not need to be tested.
- 5. PRES and CMDVCC are active LOW; RSTIN, PRES and CS are active HIGH.




Product specification

ົດ card interface

TDA8002C





22

_

1999 Oct 12



VDD 3.3 V or 5 V (J1 1) VDD +**⊥** C≥ ╈ 10 μF C1 100 nF . Vcc P1-0 ground (J1 2 40 ╧ 33 pF 📥 33 pF P0-0 P1-1 39 V_{DD} P1-2 P0-1 C9 38 14.745 MHz P1-3 <u>777</u> P0-2 37 DGND2 100 nF RSTIN OFF MODE XTAL2 VDDD □ C4 C8 🗖 XTAL1 I/OUC P1-4 P0-3 36 □ C3 C7 🗖 P0-4 P1-5 35 🗆 C2 C6 🗖 25 26 27 28 29 30 31 32 P1-6 P0-5 C3⁽²⁾ AUX1UC 34 CMDVCC □ C1 C5 🗖 24 P1-7 P0-6 33 Vcc AUX2UC - C5I C1I 🗗 2 23 P0-7 RST 32 RST CS q ĒĀ 🗖 C6I C2I 🗖-22 P3-0 ALARM 10 31 CLK IC2 21 IC1 - C7I C3I 🗖 – P3-ALE 80C51 30 11 AUX1 CLKSEL TDA8002CG 🗆 C8I C4I 🗗 20 P3-2 PSEN CLKDIV1 12 29 CV/TV 19 P3-3 P2-7 CLKDIV2 13 PRES 28 CARD READ 18 P2-6 P3-4 14 STROBE 27 AUX2 17 P2-5 P3-5 15 26 ⁽¹⁾ K1 🗗 16 15 14 13 12 11 10 9 P2-4 P3-6 16 25 K2 📮 VDDA 2 AGND DGND1 CLKOUT VUP S 5 P3-7 P2-3 17 24 P2-2 XTAL2 18 23 C6⁽⁵⁾ XTAL1 P2-1 * ₩. 19 470 nF 22 Vss P2-0 C4⁽³⁾ 20 21 C5⁽⁴⁾ ≠ 100 nF 470 nF C7 C8 100 nF 🛨 + 10 μF 777. FCE196 * 777 777. VDD TDA8002C should be placed as close as possible to the card reader. (1) Contact normally open. (2) C3 close to pin V_{CC} of TDA8002C. (3) C4 close to C1 contact of card reader. CLK line may be shielded with respect to other lines. (4) C5 close to VUP pin of TDA8002C. Decoupling capacitors C7, C8 and C9 may be placed as close as possible to pin V_{DDA} and V_{DDD}. (5) C6 as close as possible to pins S1 and S2. A good ground plane is recommended. Fig.17 Application diagram (for more details, see "Application note AN98054").

ົດ

card interface

Product specification

TDA8002C


23


TDA8002C

SOT136-1

PACKAGE OUTLINES

SO28: plastic small outline package; 28 leads; body width 7.5 mm





TDA8002C

SOLDERING

Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 230 °C.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

• Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.

- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 $^\circ\text{C}.$

TDA8002C

Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERING METHOD	
	WAVE	REFLOW ⁽¹⁾
BGA, SQFP	not suitable	suitable
HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, SMS	not suitable ⁽²⁾	suitable
PLCC ⁽³⁾ , SO, SOJ	suitable	suitable
LQFP, QFP, TQFP	not recommended ⁽³⁾⁽⁴⁾	suitable
SSOP, TSSOP, VSO	not recommended ⁽⁵⁾	suitable

Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

DEFINITIONS

Data sheet status		
Objective specification	This data sheet contains target or goal specifications for product development.	
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.	
Product specification	This data sheet contains final product specifications.	
Limiting values		

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

Philips Semiconductors – a worldwide company

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Argentina: see South America Tel. +31 40 27 82785, Fax. +31 40 27 88399 Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +61 2 9704 8141, Fax. +61 2 9704 8139 Tel. +64 9 849 4160, Fax. +64 9 849 7811 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101 1248. Fax. +43 1 60 101 1210 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773 Pakistan: see Singapore Belgium: see The Netherlands Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Brazil: see South America Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, Poland: Al.Jerozolimskie 195 B, 02-222 WARSAW, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 68 9211, Fax. +359 2 68 9102 Tel. +48 22 5710 000, Fax. +48 22 5710 001 Portugal: see Spain Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381, Fax. +1 800 943 0087 Romania: see Italy China/Hong Kong: 501 Hong Kong Industrial Technology Centre, Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +7 095 755 6918, Fax. +7 095 755 6919 Tel. +852 2319 7888, Fax. +852 2319 7700 Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762, Tel. +65 350 2538, Fax. +65 251 6500 Colombia: see South America Czech Republic: see Austria Slovakia: see Austria Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V, Slovenia: see Italy Tel. +45 33 29 3333, Fax. +45 33 29 3905 South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, Finland: Sinikalliontie 3, FIN-02630 ESPOO, 2092 JOHANNESBURG, P.O. Box 58088 Newville 2114, Tel. +358 9 615 800, Fax. +358 9 6158 0920 Tel. +27 11 471 5401, Fax. +27 11 471 5398 France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, South America: Al. Vicente Pinzon, 173, 6th floor, 04547-130 SÃO PAULO, SP, Brazil Tel. +33 1 4099 6161, Fax. +33 1 4099 6427 Tel. +55 11 821 2333. Fax. +55 11 821 2382 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 2353 60, Fax. +49 40 2353 6300 Spain: Balmes 22, 08007 BARCELONA Tel. +34 93 301 6312, Fax. +34 93 301 4107 Hungary: see Austria Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, India: Philips INDIA Ltd, Band Box Building, 2nd floor, Tel. +46 8 5985 2000, Fax. +46 8 5985 2745 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2741 Fax. +41 1 488 3263 Indonesia: PT Philips Development Corporation, Semiconductors Division, Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510, TAIPEI, Taiwan Tel. +886 2 2134 2886, Fax. +886 2 2134 2874 Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd. Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye, Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI), ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813 Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, Tel. +39 039 203 6838. Fax +39 039 203 6800 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057 United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 208 730 5000, Fax. +44 208 754 8421 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381, Fax. +1 800 943 0087 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Uruguay: see South America Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Vietnam: see Singapore Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087 Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,

Middle East: see Italy

For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

Tel. +381 11 62 5344, Fax.+381 11 63 5777

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

© Philips Electronics N.V. 1999

545004/25/03/pp28

Date of release: 1999 Oct 12

Document order number: 9397 750 06149

SCA 68

Let's make things better.

Internet: http://www.semiconductors.philips.com





Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NXP: TDA8002CG/C1,518