# 4 Kb Microwire Serial CMOS EEPROM

#### **Description**

The CAS93C66VP2 is a 4 kb CMOS Serial EEPROM device which is organized as either 256 registers of 16 bits (ORG pin at  $V_{\rm CC}$ ) or 512 registers of 8 bits (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The device features sequential read and self–timed internal write with auto–clear. On–chip Power–On Reset circuitry protects the internal logic against powering up in the wrong state.

#### **Features**

- High Speed Operation: 4 MHz
- 1.7 V to 5.5 V Supply Voltage Range
- Selectable x8 or x16 Memory Organization
- Sequential Read
- Software Write Protection
- Power-up Inadvertent Write Protection
- Low Power CMOS Technology
- 1,000,000 Program/Erase Cycles
- 100 Year Data Retention
- Industrial Temperature Range
- 8-pad TDFN Package
- These Devices are Pb–Free, Halogen Free/BFR Free, and RoHS Compliant




Figure 1. Functional Symbol

### CAS93C66VP2 Selectable Organization:

When the ORG pin is connected to  $V_{CC}$ , the x16 organization is selected. When it is connected to ground, the x8 organization is selected. If the ORG pin is left unconnected, then an internal pull-up device will select the x16 organization.



# ON Semiconductor®

www.onsemi.com



TDFN-8 VP2 SUFFIX CASE 511AK

#### **PIN CONFIGURATION**

(Top View)

CS	01	8	$V_{CC}$
SK	2	7	NC
DI	3	6	ORG
DO	4	5	GND

TDFN (VP2)

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

**Table 1. PIN FUNCTION** 

Pin Name	Function	Pin Name	Function
CS	Chip Select	V <sub>CC</sub>	Power Supply
SK	Clock Input	GND	Ground
DI	Serial Data Input	ORG	Memory Organization
DO	Serial Data Output	NC	No Connection

#### **Table 2. ABSOLUTE MAXIMUM RATINGS**

Parameters	Ratings	Units
Storage Temperature	-65 to +150	°C
Voltage on Any Pin with Respect to Ground (Note 1)	-0.5 to +6.5	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

# Table 3. RELIABILITY CHARACTERISTICS (Note 2)

Symbol	Parameter	Min	Units
N <sub>END</sub> (Note 3)	Endurance	1,000,000	Program / Erase Cycles
$T_{DR}$	Data Retention	100	Years

These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

#### **Table 4. D.C. OPERATING CHARACTERISTICS**

( $V_{CC}$  = +1.7 V to +5.5 V,  $T_A$  = -40°C to +85°C unless otherwise specified.)

Symbol	Parameter	Test Condit	tions	Min	Max	Units
I <sub>CC1</sub>	Power Supply Current (Write)				1	mA
I <sub>CC2</sub>	Power Supply Current (Read)	f <sub>SK</sub> = 2 MHz			500	μΑ
I <sub>SB1</sub>	Power Supply Current (Standby) (x8 Mode)	V <sub>IN</sub> = GND or V <sub>CC</sub> , CS = GND ORG = GND	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		2	μΑ
I <sub>SB2</sub>	Power Supply Current (Standby) (x16 Mode)	$V_{IN}$ = GND or $V_{CC}$ , CS = GND ORG = Float or $V_{CC}$	$T_A = -40$ °C to +85°C		1	μΑ
I <sub>LI</sub>	Input Leakage Current	$V_{IN}$ = GND to $V_{CC}$	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		1	μΑ
I <sub>LO</sub>	Output Leakage Current	$V_{OUT}$ = GND to $V_{CC}$ , CS = GND	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		1	μΑ
V <sub>IL1</sub>	Input Low Voltage	4.5 V ≤ V <sub>CC</sub> < 5.5 V		-0.1	0.8	V
V <sub>IH1</sub>	Input High Voltage	4.5 V ≤ V <sub>CC</sub> < 5.5 V		2	V <sub>CC</sub> + 1	V
$V_{IL2}$	Input Low Voltage	1.7 V ≤ V <sub>CC</sub> < 4.5 V		0	V <sub>CC</sub> x 0.2	V
V <sub>IH2</sub>	Input High Voltage	1.7 V ≤ V <sub>CC</sub> < 4.5 V		V <sub>CC</sub> x 0.7	V <sub>CC</sub> + 1	V
V <sub>OL1</sub>	Output Low Voltage	$4.5 \text{ V} \le \text{V}_{CC} < 5.5 \text{ V}, \text{I}_{OL} = 3.0 \text{ mA}$			0.4	V
V <sub>OH1</sub>	Output High Voltage	$4.5 \text{ V} \le \text{V}_{CC} < 5.5 \text{ V}, \text{I}_{OH} = -400 \mu\text{A}$		2.4		V
V <sub>OL2</sub>	Output Low Voltage	1.7 V ≤ V <sub>CC</sub> < 4.5 V, I <sub>OL</sub> = 1 mA			0.2	V
V <sub>OH2</sub>	Output High Voltage	$1.7 \text{ V} \le \text{V}_{CC} < 4.5 \text{ V}, \text{I}_{OH} = -100$	μΑ	V <sub>CC</sub> - 0.2		V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>1.</sup> The DC input voltage on any pin should not be lower than -0.5 V or higher than  $V_{CC} + 0.5$  V. During transitions, the voltage on any pin may undershoot to no less than -1.5 V or overshoot to no more than  $V_{CC} + 1.5$  V, for periods of less than 20 ns.

<sup>3.</sup> Block Mode, V<sub>CC</sub> = 5 V, 25°C.

Table 5. PIN CAPACITANCE ( $T_A = 25$ °C, f = 1.0 MHz,  $V_{CC} = +5.0$  V)

Symbol	Test	Conditions	Min	Тур	Max	Units
C <sub>OUT</sub> (Note 4)	Output Capacitance (DO)	V <sub>OUT</sub> = 0 V			5	pF
C <sub>IN</sub> (Note 4)	Input Capacitance (CS, SK, DI, ORG)	$V_{IN} = 0 V$			5	pF

These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

# Table 6. A.C. CHARACTERISTICS

(V<sub>CC</sub> = +1.7 V to +5.5 V,  $T_A$  = -40°C to +85°C, unless otherwise specified.) (Note 5)

		V <sub>CC</sub> <	: 4.5 V	V <sub>CC</sub> ≥ 4.5 V		
Symbol	Parameter	Min	Max	Min	Max	Units
t <sub>CSS</sub>	CS Setup Time	50		50		ns
t <sub>CSH</sub>	CS Hold Time	0		0		ns
t <sub>DIS</sub>	DI Setup Time	100		50		ns
t <sub>DIH</sub>	DI Hold Time	100		50		ns
t <sub>PD1</sub>	Output Delay to 1		0.25		0.1	μs
t <sub>PD0</sub>	Output Delay to 0		0.25		0.1	μS
t <sub>HZ</sub> (Note 6)	Output Delay to High-Z		100		100	ns
$t_{EW}$	Program/Erase Pulse Width		4		4	ms
t <sub>CSMIN</sub>	Minimum CS Low Time	0.25		0.1		μs
t <sub>SKHI</sub>	Minimum SK High Time	0.25		0.1		μs
t <sub>SKLOW</sub>	Minimum SK Low Time	0.25		0.1		μs
t <sub>SV</sub>	Output Delay to Status Valid		0.25		0.1	μs
SK <sub>MAX</sub>	Maximum Clock Frequency	DC	2000	DC	4000	kHz

<sup>5.</sup> Test conditions according to "A.C. Test Conditions" table.

# Table 7. POWER-UP TIMING (Notes 7, 8)

Symbol	Parameter	Max	Units
t <sub>PUR</sub>	Power–up to Read Operation	1	ms
t <sub>PUW</sub>	Power–up to Write Operation	1	ms

These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

<sup>8.</sup> tpuR and tpuW are the delays required from the time V<sub>CC</sub> is stable until the specified operation can be initiated.

**Table 8. A.C. TEST CONDITIONS** 

Input Rise and Fall Times	≤ 50 ns		
Input Pulse Voltages	0.4 V to 2.4 V	$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$	
Timing Reference Voltages	0.8 V, 2.0 V	$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$	
Input Pulse Voltages	0.2 $V_{CC}$ to 0.7 $V_{CC}$	$1.7 \text{ V} \le \text{V}_{CC} \le 4.5 \text{ V}$	
Timing Reference Voltages	$0.5 \text{ V}_{CC}$ $1.7 \text{ V} \le \text{V}_{CC} \le 4.5 \text{ V}$		
Output Load	Current Source I <sub>OLmax</sub> /I <sub>OHmax</sub> ; CL = 100 pF		

#### **Device Operation**

The CAS93C66VP2 is a 4096-bit nonvolatile memory intended for use with industry standard microprocessors. The CAS93C66VP2 can be organized as either registers of 16 bits or 8 bits. When organized as X16, seven 11-bit instructions control the reading, writing and erase operations of the device. When organized as X8, seven 12-bit instructions control the reading, writing and erase operations of the device. The device operates on a single power supply and will generate on chip, the high voltage required during any write operation.

Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the ready/busy status after a write operation. The serial communication protocol follows the timing shown in Figure 2.

The ready/busy status can be determined after the start of internal write cycle by selecting the device (CS high) and polling the DO pin; DO low indicates that the write operation is not completed, while DO high indicates that the device is ready for the next instruction. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO pin will enter the high impedance state on the rising edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the DO pin are to be tied together to form a common DI/O pin.

The format for all instructions sent to the device is a logical "1" start bit, a 2-bit (or 4-bit) opcode, 8-bit address (an additional bit when organized X8) and for write operations a 16-bit data field (8-bit for X8 organizations). The instruction format is shown in Instruction Set table.

**Table 9. INSTRUCTION SET** 

			Address		Data		
Instruction	Start Bit	Opcode	х8	x16	x8	x16	Comments
READ	1	10	A8-A0	A7-A0			Read Address AN – A0
ERASE	1	11	A8-A0	A7-A0			Clear Address AN – A0
WRITE	1	01	A8-A0	A7-A0	D7-D0	D15-D0	Write Address AN – A0
EWEN	1	00	11XXXXXXX	11XXXXXX			Write Enable
EWDS	1	00	00XXXXXXX	00XXXXXX			Write Disable
ERAL	1	00	10XXXXXXX	10XXXXXX			Clear All Addresses
WRAL	1	00	01XXXXXXX	01XXXXXX	D7-D0	D15-D0	Write All Addresses

#### Read

Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the CAS93C66VP2 will come out of the high impedance state and, after sending an initial dummy zero bit, will begin shifting out the data addressed (MSB first). The output data bits will toggle on the rising edge of the SK clock and are stable after the specified time delay (tpD0 or tpD1).

For the CAS93C66VP2 after the initial data word has been shifted out and CS remains asserted with the SK clock continuing to toggle, the device will automatically increment to the next address and shift out the next data word in a sequential READ mode. As long as CS is continuously asserted and SK continues to toggle, the device will keep incrementing to the next address automatically until it reaches to the end of the address space, then loops back to address 0. In the sequential READ mode, only the initial data word is preceded by a dummy zero bit. All subsequent data

words will follow without a dummy zero bit. The READ instruction timing is illustrated in Figure 3.

#### **Erase/Write Enable and Disable**

The device powers up in the write disable state. Any writing after power-up or after an EWDS (erase/write disable) instruction must first be preceded by the EWEN (erase/write enable) instruction. Once the write instruction is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAS93C66VP2 write and erase instructions, and will prevent any accidental writing or clearing of the device. Data can be read normally from the device regardless of the write enable/disable status. The EWEN and EWDS instructions timing is shown in Figure 4.





Figure 2. Synchronous Data Timing



**Figure 3. READ Instruction Timing** 

#### Write

After receiving a WRITE command (Figure 5), address and the data, the CS (Chip Select) pin must be deselected for a minimum of t<sub>CSMIN</sub>. The falling edge of CS will start the self clocking clear and data store cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAS93C66VP2 can be determined by selecting the device and polling the DO pin. Since this device features Auto–Clear before write, it is NOT necessary to erase a memory location before it is written into.

#### **Erase**

Upon receiving an ERASE command and address, the CS (Chip Select) pin must be deasserted for a minimum of t<sub>CSMIN</sub> (Figure 6). The falling edge of CS will start the self clocking clear cycle of the selected memory location. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAS93C66VP2 can be determined by selecting the device and polling the DO pin. Once cleared, the content of a cleared location returns to a logical "1" state.




Figure 4. EWEN/EWDS Instruction Timing




Figure 5. Write Instruction Timing




Figure 6. Erase Instruction Timing

#### **Erase All**

Upon receiving an ERAL command (Figure 7), the CS (Chip Select) pin must be deselected for a minimum of  $t_{\rm CSMIN}$ . The falling edge of CS will start the self clocking clear cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the device can be determined by selecting the device and polling the DO pin. Once cleared, the contents of all memory bits return to a logical "1" state.

#### Write All

Upon receiving a WRAL command and data, the CS (Chip Select) pin must be deselected for a minimum of t<sub>CSMIN</sub> (Figure 8). The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the device can be determined by selecting the device and polling the DO pin. It is not necessary for all memory locations to be cleared before the WRAL command is executed.






Figure 7. ERAL Instruction Timing



**Figure 8. WRAL Instruction Timing** 

# **PACKAGE DIMENSIONS**


TDFN8, 2x3 CASE 511AK ISSUE A



SIDE VIEW

SYMBOL	MIN	NOM	MAX	
А	0.70	0.75	0.80	
A1	0.00	0.02	0.05	
A2	0.45	0.55	0.65	
A3	0.20 REF			
b	0.20	0.25	0.30	
D	1.90	2.00	2.10	
D2	1.30	1.40	1.50	
Е	2.90	3.00	3.10	
E2	1.20	1.30	1.40	
е	0.50 TYP			
L	0.20	0.30	0.40	

**TOP VIEW** 



**BOTTOM VIEW** 

**FRONT VIEW** 

#### Notes:

- (1) All dimensions are in millimeters.
- (2) Complies with JEDEC MO-229.

**Table 10. ORDERING INFORMATION** 

OPN	Specific Device Marking	Pkg Type	Temperature Range	Lead Finish	Shipping
CAS93C66VP2I-GT3	FU	TDFN-8	$I = Industrial$ $(-40^{\circ}C \text{ to } +85^{\circ}C)$	NiPdAu	Tape & Reel, 3000 Units / Reel

- 9. All packages are RoHS-compliant (Lead-free, Halogen-free).
- 10. The standard lead finish is NiPdAu.
- 11. For additional package and temperature options, please contact your nearest ON Semiconductor Sales office.
- 12. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
- 13. For detailed information and a breakdown of device nomenclature and numbering systems, please see the ON Semiconductor Device Nomenclature document, TND310/D, available at www.onsemi.com

ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding t

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative