

FAN5355

1.1 A / 1 A / 0.8 A, 3 MHz Digitally Programmable Regulator

Features

- 93% Efficiency at 3 MHz
- 800 mA, 1 A, or 1.1 A Output Current
- 1^2 C™-Compatible Interface up to 3.4 Mbps
- 6-bit V_{OUT} Programmable from 0.75 V to 1.975 V
- 2.7 V to 5.5 V Input Voltage Range
- 3 MHz Fixed-Frequency Operation
- **Excellent Load and Line Transient Response**
- Small Size, 1 μ H Inductor Solution
- ±2% PWM DC Voltage Accuracy
- 35 ns Minimum On-Time
- High-Efficiency, Low-Ripple, Light-Load PFM
- Smooth Transition between PWM and PFM
- 37 μA Operating PFM Quiescent Current
- Pin-Selectable or I²C™ Programmable Output Voltage
- On-the-Fly External Clock Synchronization
- 10-lead MLP (3 x 3 mm) or 12-bump CSP Packages

Applications

- Cell Phones, Smart Phones
- 3G, WiFi[®], WiMAX™, and WiBro[®] Data Cards
- Netbooks[®], Ultra-Mobile PCs
- SmartReflex[™]-Compliant Power Supply
- Split Supply DSPs and µP Solutions OMAP™, XSCALE™
- Mobile Graphic Processors (NVIDIA[®], ATI)
- **E** LPDDR2 and Memory Modules

Description

The FAN5355 device is a high-frequency, ultra-fast transient response, synchronous step-down DC-DC converter optimized for low-power applications using small, low-cost inductors and capacitors. The FAN5355 supports up to 800 mA, 1 A, or 1.1 A load current.

The device is ideal for mobile phones and similar portable applications powered by a single-cell Lithium-Ion battery. With an output-voltage range adjustable via l²C™ interface from 0.75 V to 1.975 V, the device supports low-voltage DSPs and processors, core power supplies, and memory modules in smart phones, PDAs, and handheld computers.

The FAN5355 operates at 3 MHz (nominal) fixed switching frequency using either its internal oscillator or an external SYNC frequency.

During light-load conditions, the regulator includes a PFM mode to enhance light-load efficiency. The regulator transitions smoothly between PWM and PFM modes with no glitches on V_{OUT} . In hardware shutdown, the current consumption is reduced to less than 200 nA.

The serial interface is compatible with Fast/Standard and High-Speed mode I^2C specifications, allowing transfers up to 3.4 Mbps. This interface is used for dynamic voltage scaling with 12.5 mV voltage steps for reprogramming the mode of operation (PFM or Forced PWM), or to disable/enable the output voltage.

The chip's advanced protection features include short-circuit protection and current and temperature limits. During a sustained over-current event, the IC shuts down and restarts after a delay to reduce average power dissipation into a fault.

During startup, the IC controls the output slew rate to minimize input current and output overshoot at the end of soft start. The IC maintains a consistent soft-start ramp, regardless of output load during startup.

The FAN5355 is available in 10-lead MLP (3x3 mm) and 12-bump WLCSP packages.

All trademarks are the property of their respective owners.

Ordering Information

Notes:

1. The "X" designator specifies tape and reel packaging.

2. V_{OUT} is limited to the maximum voltage for all VSEL codes greater than the maximum V_{OUT} listed.

Typical Application

Figure 1. Typical Application

Table 1. Recommended External Components

Notes:

3. Minimum L incorporates tolerance, temperature, and partial saturation effects (L decreases with increasing current).
4. Minimum C is a function of initial tolerance, maximum temperature, and the effective capacitance be

4. Minimum C is a function of initial tolerance, maximum temperature, and the effective capacitance being reduced due to frequency, dielectric, and voltage bias effects.

Pin Definitions

Note:

5. All logic inputs (SDA, SCL, SYNC, EN, and VSEL) are high impedance and should not be left floating. For minimum quiescent power consumption, tie unused logic inputs to AVIN or AGND. If I²C control is unused, tie SDA and SCL to AVIN.

FAN5355 - 1.1 A / 1 A / A / O.8 A, 3 MHz Digitally Programmable Regulator **FAN5355 — 1.1 A / 1 A / 0.8 A, 3 MHz Digitally Programmable Regulator**

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Note:

6. Lesser of 6.5V or AVIN+0.3V.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Note:

7. The I^2C interface operates with $t_{HD;DAT} = 0$ as long as the pull-up voltage for SDA and SCL is less than 2.5 V. If voltage swings greater than 2.5 V are required (for example if the I^2C bus is pulled up to V_{IN}), the minimum t_{HD;DAT} must be increased to 80 ns. Most I²C masters change SDA near the midpoint between the falling and rising edges of SCL, which provides ample $t_{HD;DAT}$.

Dissipation Ratings(8)

Notes:

8. Maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = [T_{J(max)} - T_A]/\theta_{JA}$.

9. This thermal data is measured with high-K board (four-layer board according to JESD51-7 JEDEC standard).

Electrical Specifications

 $V_{\sf IN}=3.6$ V, EN = V $_{\sf IN}$, VSEL = V $_{\sf IN}$, SYNC = GND, VSEL0(6) bit = 1, CONTROL2[4:3] = 00. T $_{\sf A}$ = -40°C to +85°C, unless otherwise noted. Typical values are at $T_A = 25^{\circ}$ C. Circuit and components according to Figure 1.

Electrical Specifications (Continued)

 $V_{\sf IN}=3.6$ V, EN = V $_{\sf IN}$, VSEL = V $_{\sf IN}$, SYNC = GND, VSEL0(6) bit = 1, CONTROL2[4:3] = 00. T $_{\sf A}$ = -40°C to +85°C, unless otherwise noted. Typical values are at $T_A = 25^{\circ}$ C. Circuit and components according to Figure 1.

Continued on the following page…

Electrical Specifications (Continued)

 $V_{\sf IN}=3.6$ V, EN = V $_{\sf IN}$, VSEL = V $_{\sf IN}$, SYNC = GND, VSEL0(6) bit = 1, CONTROL2[4:3] = 00. T $_{\sf A}$ = -40°C to +85°C, unless otherwise noted. Typical values are at $T_A = 25^{\circ}$ C. Circuit and components according to Figure 1.

Note:

10. Option 03 and 06 slew rates are 35.5 V/ms during the first 16 μs of soft start.

© 2008 Fairchild Semiconductor Corporation 7 www.fairchildsemi.com FAN5355 • Rev. 1.1.7

I 2 C Timing Specifications

Guaranteed by design.

Typical Performance Characteristics

Unless otherwise specified, Auto-PWM/PFM, V_{IN} = 3.6 V, T_A = 25°C, and recommended components as specified in Table 1.

Efficiency

Figure 9. Efficiency vs. Load at V_{OUT} = 1.50 V Figure 10. Efficiency vs. Load at V_{OUT} = 1.80 V

Typical Performance Characteristics (Continued) Unless otherwise specified, V_{IN} = 3.6 V. **VSEL Transitions** Ť $\mathsf{V}_{\mathsf{out}}$ Ch4 High
1.53 V Ch4 High
1.53 V V_{OUT} $\overline{3}$ **Minimal Control** Ch4 Low
754mV \mathbf{B} $\overline{4}$ $\overline{4}$ Ch4 Low 746mV **VSEL VSEL** \Box \Box $\frac{2.00 \text{ V}}{200 \text{ mA} \Omega}$ Ch4 $\frac{200 \text{ mV}}{\Omega}$ $M|40.0\mu s$ A Ch1 \ 880mV M4.00us A Ch1 \ 880mV $\overline{\text{Ch1}}$ $Ch1$ $2.00V$ 200mAΩ Ch4 200mV $Ch3$ $Ch3$ **Figure 25. Single-Step from Forced PWM (MODE1=0), RLOAD = 50 Ω Figure 26. Single-Step, RLOAD = 6.2 Ω** I_{L} V_{OUT} Ch4 High
1.53 V Ch4 High
1.52 V $\overline{\mathbf{3}}$ V_{OUT} Ch4 Low $754mV$ Ch4 Low
748mV $\overline{4}$ $\overline{4}$ **VSEL VSEL** \mathbb{D} \Box $2.00V$ M20.0us A Ch1 J 880mV $\overline{2.00 \text{ V}}$ $M|40.0\mu s|$ A Ch1 \ 880mV $\overline{\text{Ch1}}$ $\overline{\mathsf{s}_\mathsf{w}}$ $\overline{\text{Ch1}}$ 500mA Q& Ch4 200mV Ch3 200mA Ω Ch4 200mV Ω $Ch3$ $B_{\rm{h}}$ **Figure 27. Single–Step from Auto PWM/PFM (MODE1=1), RLOAD = 50 ^Ω Figure 28. Multi-Step, Controlled DAC Step (9.6 mV/µs) DEF_Slew 6 (110), 800 mA Load**

FAN5355 — 1.1 A / 1 A / 0.8 A, 3 MHz Digitally Programmable Regulator

© 2008 Fairchild Semiconductor Corporation 14 www.fairchildsemi.com FAN5355 • Rev. 1.1.7

© 2008 Fairchild Semiconductor Corporation 15 www.fairchildsemi.com FAN5355 • Rev. 1.1.7

© 2008 Fairchild Semiconductor Corporation 16 www.fairchildsemi.com FAN5355 • Rev. 1.1.7

Circuit Description

Overview

The FAN5355 is a synchronous buck regulator that typically operates at 3 MHz with moderate to heavy load currents. At light load currents, the converter operates in power-saving PFM mode. The regulator automatically transitions between fixed-frequency PWM and variable-frequency PFM mode to maintain the highest possible efficiency over the full range of load current.

The FAN5355 uses a very fast non-linear control architecture to achieve excellent transient response with minimum-sized external components.

The FAN5355 integrates an I^2C -compatible interface, allowing transfers up to 3.4 Mbps. This communication interface can be used to:

- 1. Dynamically re-program the output voltage in 12.5 mV increments.
- 2. Reprogram the mode of operation to enable or disable PFM mode.
- 3. Control voltage transition slew rate.
- 4. Control the frequency of operation by synchronizing to an external clock.
- 5. Enable / disable the regulator.

For more details, refer to the β C Interface and Register *Description sections.*

Output Voltage Programming

where N_{VSEL} is the decimal value of the setting of the VSEL register that controls V_{OUT} .

Note:

11. Option 02 and 08 maximum voltage is 1.4375 V *(see Table 3)*.

Power-Up, EN, and Soft-Start

All internal circuits remain de-biased and the IC is in a very low quiescent-current state until the following are true:

- 1. V_{IN} is above its rising UVLO threshold, and
- 2. EN is HIGH.

At that point, the IC begins a soft-start cycle, its $I²C$ interface is enabled, and its registers are loaded with their default values.

During the initial soft start, V_{OUT} ramps linearly to the set point programmed in the VSEL register selected by the VSEL pin. The soft start features a fixed output-voltage slew rate of 18.75V/ms and achieves regulation approximately 90μs after EN rises. PFM mode is enabled during soft start until the output is in regulation, regardless of the MODE bit settings. This allows the regulator to start into a partially charged output without discharging it; in other words, the regulator does not allow current to flow from the load back to the battery.

As soon as the output has reached its set point, the control forces PWM mode for about 85μs to allow all internal control circuits to calibrate.

Table 2. Soft-Start Timing *(see Figure 37)*

Table 3. VSEL vs. VOUT

Software Enable

The EN DCDC bit, VSELx[7] can enable the regulator in conjunction with the EN pin. Setting EN_DCDC with EN HIGH begins the soft-start sequence described above.

Table 4. EN_DCDC Behavior

Light-Load (PFM) Operation

The FAN5355 offers a low-ripple, single-pulse PFM mode to save power and improve efficiency when the load current is very low. PFM operation features:

- **Smooth transitions between PFM and PWM modes**
- Single-pulse operation for low ripple
- Predictable PFM entry and exit currents.

PFM begins after the inductor current has become discontinuous, crossing zero during the PWM cycle in 32 consecutive cycles. PFM exit occurs when discontinuous current mode (DCM) operation cannot supply sufficient current to maintain regulation. During PFM mode, the inductor current ripple is about 40% higher than in PWM mode. The load current required to exit PFM mode is thereby about 20% higher than the load current required to enter PFM mode, providing sufficient hysteresis to prevent "mode chatter."

While PWM ripple voltage is typically less than $4mV_{PP}$, PFM ripple voltage can be up to 30 mV $_{PP}$ during very light load. To prevent significant undershoot when a load transient occurs, the initial DC set point for the regulator in PFM mode is set 10 mV higher than in PWM mode. This offset decays to about 5 mV after the regulator has been in PFM mode for ~100 μs. The maximum instantaneous voltage in PFM is 30 mV above the set point.

PFM mode can be disabled by writing to the mode control bits: CONTROL1[3:0] (*see Table 1 for details*).

Some vendors provide both "Light PFM" (LPFM) and "Fast PFM" (FPFM) modes, while the FAN5355 provides only one PFM mode. The FAN5355's single PFM mode features the fast transient recovery of FPFM, but does this with the low quiescent current consumption similar to LPFM mode.

Switching-Frequency Control and Synchronization

The nominal internal oscillator frequency is 3 MHz. The regulator runs at its internal clock frequency until these conditions are met:

- 1. EN_SYNC bit, CONTROL1[5], is set; and
- 2. A valid frequency appears on the SYNC pin.

If the EN_SYNC is set and SYNC fails validation, the regulator continues to run at its internal oscillator frequency. The regulator is functional if f_{SYNC} is valid, as defined in Table 5, but its performance is compromised if f_{SYNC} is outside the f_{SYNC} window in the Electrical Specifications.

When CONTROL1[3:2] = 00 and the VSEL line is LOW, the converter operates according to the MODE0 bit, CONTROL1[0], with synchronization disabled regardless of the state of the EN_SYNC and HW_nSW bits.

Output Voltage Transitions

The IC regulates V_{OUT} to one of two set point voltages, as determined by the VSEL pin and the HW_nSW bit.

Table 6. V_{OUT} Set Point and Mode Control MODE_CTRL, **CONTROL1[3:2] = 00**

If HW nSW = 0, V_{OUT} transitions are initiated through the following sequence:

- 1. Write the new setpoint in VSEL1.
- 2. Write desired transition rate in DEFSLEW, CONTROL2[2:0], and set the GO bit in CONTROL2[7].

If HW_nSW = 1, V_{OUT} transitions are initiated either by changing the state of the VSEL pin or by writing to the VSEL register selected by the VSEL pin.

Positive Transitions

When transitioning to a higher V_{OUT} , the regulator can perform the transition using multi-step or single-step mode.

Multi-Step Mode:

Applies to Options 03 and 06 only.

The internal DAC is stepped at a rate defined by DEFSLEW, CONTROL2[2:0], ranging from 000 to 110. This mode minimizes the current required to charge C_{OUT} and thereby minimizes the current drain from the battery when transitioning. The PWROK bit, CONTROL2[5], remains LOW until about 1.5 μs after the DAC completes its ramp.

Figure 38. Multi-Step V_{OUT} Transition

Single-Step Mode:

Used if DEFSLEW, CONTROL2[2:0] = 111. The internal DAC is immediately set to the higher voltage and the regulator performs the transition as quickly as its current-limit circuit allows, while avoiding excessive overshoot.

Figure 39 shows single-step transition timing. $t_{V(L-H)}$ is the time it takes the regulator to settle to within 2% of the new set point and is typically 7 μs for a full-range transition (from 000000 to 111111). The PWROK bit, CONTROL2[5], goes LOW until the transition is complete and V_{OUT} settled. This typically occurs \sim 2 μs after t_{V(L-H)}.

It is good practice to reduce the load current before making positive VSEL transitions. This reduces the time required to make positive load transitions and avoids current-limit-induced overshoot.

Figure 39. Single-Step V_{OUT} Transition

All positive V_{OUT} transitions inhibit PFM until the transition is complete, which occurs at the end of $t_{\text{POK(L-H)}}$.

© 2008 Fairchild Semiconductor Corporation 19 www.fairchildsemi.com FAN5355 • Rev. 1.1.7

Negative Transitions

When moving from VSEL=1 to VSEL=0, the regulator enters PFM mode, regardless of the condition of the SYNC pin or MODE bits, and remains in PFM until the transition is completed. Reverse current through the inductor is blocked, and the PFM minimum frequency control inhibited, until the new set point is reached, at which time the regulator resumes control using the mode established by MODE_CTRL. The transition time from V_{HIGH} to V_{LOW} is controlled by the load current and output capacitance as:

$$
t_{V(H-L)} = C_{OUT} \bullet \frac{V_{HIGH} - V_{LOW}}{I_{LOAD}}
$$
 (3)

Figure 40. Negative VOUT Transition

Protection Features

Current Limit / Auto-Restart

The regulator includes cycle-by-cycle current limiting, which prevents the instantaneous inductor current from exceeding the current-limit threshold.

The IC enters "fault" mode after sustained over-current. If current limit is asserted for more than 32 consecutive cycles (about 20 μs), the IC returns to shut-down state and remains in that condition for $\sim 80 \,\mu s$. After that time, the regulator attempts to restart with a normal soft-start cycle. If the fault has not cleared, it shuts down ~10 μs later.

If the fault is a short circuit, the initial current limit is $~20\%$ of the normal current limit, which produces a very small drain on the system power source.

Thermal Protection

When the junction temperature of the IC exceeds 150°C, the device turns off all output MOSFETs and remains in a low quiescent-current state until the die cools to 130°C before commencing a normal soft-start cycle.

Under-Voltage Lockout (UVLO)

The IC turns off all MOSFETs and remains in a very low quiescent-current state until V_{IN} rises above the UVLO threshold.

I 2 C Interface

The FAN5355's serial interface is compatible with standard, fast, and HS mode I^2C bus specifications. The FAN5355's SCL line is an input and its SDA line is a bi-directional opendrain output; it can only pull down the bus when active. The SDA line only pulls LOW during data reads and when signaling ACK. All data is shifted in MSB (bit 7) first.

SDA and SCL are normally pulled up to a system I/O power supply (VCCIO), as shown in Figure 1. If the $I²C$ interface is not used, SDA and SCL should be tied to AVIN to minimize quiescent current consumption.

Addressing

FAN5355 has four user-accessible registers:

Table 7. I² C Register Addresses

Slave Address

In Table 8, A1 and A0 are according to the Ordering Information table on page 2.

Table 8. I² C Slave Address

Bus Timing

As shown in Figure 41, data is normally transferred when SCL is LOW. Data is clocked in on the rising edge of SCL. Typically, data transitions shortly at or after the falling edge of SCL to allow ample time for the data to set up before the next SCL rising edge.

Figure 41. Data Transfer Timing

Each bus transaction begins and ends with SDA and SCL HIGH. A transaction begins with a "START" condition, which is defined as SDA transitioning from 1 to 0 with SCL HIGH, as shown in Figure 42.

© 2008 Fairchild Semiconductor Corporation 20 www.fairchildsemi.com FAN5355 • Rev. 1.1.7

Figure 42. Start Bit

A transaction ends with a "STOP" condition, which is defined as SDA transitioning from 0 to 1 with SCL HIGH, as shown in Figure 43.

Figure 43. Stop Bit

During a read from the FAN5355 (Figure 46), the master issues a "Repeated Start" after sending the register address and before resending the slave address. The "Repeated Start" is a 1 to 0 transition on SDA while SCL is HIGH, as shown in Figure 44.

High-Speed (HS) Mode

The protocols for High-Speed (HS), Low-Speed (LS), and Fast-Speed (FS) modes are identical, except the bus speed for HS mode is 3.4 MHz. HS mode is entered when the bus master sends the HS master code 00001XXX after a start condition. The master code is sent in FS mode (less than 400 KHz clock) and slaves do not ACK this transmission.

The master then generates a repeated-start condition (Figure 44) that causes all slaves on the bus to switch to HS mode. The master then sends I^2C packets, as described above, using the HS-mode clock rate and timing.

The bus remains in HS mode until a stop bit (Figure 43) is sent by the master. While in HS mode, packets are separated by repeated-start conditions (Figure 44).

Figure 44. Repeated-Start Timing

Read and Write Transactions

The following figures outline the sequences for data read and write. Bus control is signified by the shading of the packet,

All addresses and data are MSB first.

Table 9. I² C Bit Definitions for Figure 45 - Figure 46

© 2008 Fairchild Semiconductor Corporation 21 www.fairchildsemi.com FAN5355 • Rev. 1.1.7

Register Descriptions

Default Values

Each option of the FAN5355 *(see Ordering Information on page 2)* has different default values for the some of the register bits. Table 10 defines both the default values and the bit's type (as defined in Table 11) for each available option.

Table 10. Default Values and Bit Types for VSEL and CONTROL Registers

Table 11. Bit-Type Definitions for Table 10

FAN5355 — 1.1 A / 1 A / 0.8 A, 3 MHz Digitally Programmable Regulator

FAN5355 - 1.1 A / 1 A / 0.8 A, 3 MHz Digitally Programmable Regulator

The following table defines the operation of each register bit. Superscript characters define the default state for each option. Superscripts ^{0,2,3,6,8} signify the default values for options 00, 02, 03, 06, and 08 respectively. ^A signifies the default for all options.

The table below pertains to the Marketing outline drawing on the following page.

Product-Specific Dimensions

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT HTTP://WWW.FAIRCHILDSEMI.COM. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

AUTHORIZED USE

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Rev. I77

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Fairchild Semiconductor](http://www.mouser.com/Fairchild-Semiconductor): [FAN5355UC08X](http://www.mouser.com/access/?pn=FAN5355UC08X) [FAN5355UC02X](http://www.mouser.com/access/?pn=FAN5355UC02X) [FAN5355UC00X](http://www.mouser.com/access/?pn=FAN5355UC00X) [FAN5355UC03X](http://www.mouser.com/access/?pn=FAN5355UC03X)