

November 2013

FAN8060 1.2 MHz, 1 A Synchronous Step-Down DC/DC Regulator

Features

- Current Mode Control
- Over 96% Efficient
- Selectable Continuous Output Current: 500 mA/1 A
- 2.5 V to 5.5 V Input Voltage Range
- Output Voltage as Low as 1.2 V
- 1.2 MHz Operating Frequency
- Less than 1 µA Shutdown Current
- External Synchronization from 500 kHz to 2 MHz
- 100% Duty Cycle
- Synchronous Switching FET; no Schottky Diode Required
- Stable with Ceramic Capacitors
- Light Load Mode with Pulse Skipping
- External Compensation
- External Soft-Start
- Overload / Short-Circuit Protection
- Under-Voltage Lockout
- Thermal Shutdown
- 10-Lead 3x3 mm Green MLP Package

Applications

- **PDAs**
- **GPS Devices**
- MP3 Players
- Mini PCI
- **Digital Cameras**
- Peripheral Ports
- **DSP** Core
- **USB Devices**
- **PCMCIA**
- Cable Modem
- **Data Cards**

Description

The FAN8060 is a highly efficient, monolithic, currentmode, step-down synchronous regulator. It can provide 1 A continuous current from 2.5 V to 5.5 V input voltage. The output voltage can be adjusted from 1.2 V up to the input voltage with an external voltage divider.

External compensation and soft-start allow for design optimization and flexibility. High-frequency operation allows for all-ceramic solutions and small footprints. In addition, a user-selectable current limit provides protection against output overload and short circuit.

FAN8060 features pulse skipping to achieve higher efficiency during light load operation. 100% duty cycle capability enables power solutions to extend the drop out voltage.

Provision for external synchronization allows users to minimize input capacitors and manage EMI in solutions.

FAN8060 is available in a green, low profile, 10-Lead 3x3 mm MLP package.




Figure 1. Typical Application Circuit

Ordering Information

Part Number Operating Temperature Range		Package	Packing Method	
FAN8060EMPX	-40 to +85°C	10-Pin, 3x3 mm Molded Leadless Package (MLP)	Tape & Reel	



For Fairchild's definition of "green" Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs_green.html.

Pin Configuration




Figure 2. Pin Configuration (Top View)

Note:

1. Connect exposed PAD to AGND

Pin Definitions

Pin	Name	Function			
1	EN	Enable. Enables operation when pulled to logic HIGH.			
2	AVIN	Analog Input Voltage. All internal control circuits are connected to this supply.			
3	PVIN	Power Input Voltage. Power stage supply voltage.			
4	SW	Switching Node. The drains of both PMOS and NMOS.			
5	PGND	Power Ground. Power return and source of the power NMOS			
6	SYNC	Synchronization . Use this pin to synchronize the part to an external clock. This pin also controls current limit threshold. Tie to ground for 1.0 A or tie to V_{IN} for 0.5 A continuous load current. When an external clock is applied, the default current setting is 1 A. This pin has a bull-down resistor of 450 K Ω .			
7	SS	Soft-Start. A capacitor connected between this pin and AGND can set soft-start time.			
8	COMP	Compensation. Error amplifier output. Connect the external compensation network between this pin and AGND.			
9	FB	Output Voltage Feedback. Connect through a resistor divider to set the output voltage.			
10	AGND	Analog Ground. Ground return for all internal control circuits.			

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. All voltage values, except differential voltages, are given with respect to the network ground terminal. Stress beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.

Symbols	Parameter		Min.	Max.	Unit
V _{PVIN}	PVIN (AGND=PGND)		-0.3	6.0	V
V _{AVIN}	AVIN (AGND=PGND)		-0.3	6.0	V
V _{SW}	Switch Voltage, SW to GND		-0.3	V _{IN} + 0.3 or 6.0	V
	All other pins except COMP		-0.3	6.0	V
T _{STG}	Storage Temperature		-65	+150	°C
T_J	Junction Temperature		-40	+125	°C
ECD	Electrostatic Discharge Protection	Human Body Model, JESD22-A114	2.0		147
ESD	Electrostatic Discharge Protection	Charged Device Model, JESD22-C101	2.5		kV

Note:

2. COMP pin has an internal clamp to 1.5 V.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
V_{IN}	Supply Voltage	2.5	5.5	V
T _A	Ambient Operating Temperature	-40	+85	°C

Thermal Information

Symbol	Parameter	Min.	Тур.	Max.	Units
T _{STG}	Storage Temperature	-65		+150	°C
TL	Lead Soldering Temperature, 30 Seconds			+300	°C
$\theta_{\sf JA}$	Thermal Resistance: Junction-to-Ambient		49		°C/W
θ _{Jc}	Thermal Resistance: Junction-to-Case ⁽³⁾		8		°C/W
P _D	Total Power Dissipation in the package, T _A =25°C ⁽³⁾			1.3	W

Note:

3. Typical thermal resistance when mounted on a four-layer PCB. Actual results are dependent upon mounting method and surface related to the design.

Electrical Characteristics

 V_{IN} =5.0 V, V_{OUT} =2.5 V, C_{OUT} =10 μF , C_{IN} =10 μF , over operating range, unless otherwise noted.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	
Basic Ope	ration						
V _{IN}	V _{IN} Operating Voltage	AVIN=PVIN	2.5		5.5	V	
IQ	Quiescent Current	V _{EN} =5 V, V _{SS} =0 V	250	371	500	μA	
I _{SD}	Shutdown Current	V _{EN} =0 V		0.34	0.60	μΑ	
V _{UVLO}	V _{IN} Under-Voltage Lockout	Rising V _{IN}	2.10	2.19	2.25	V	
V _{UVLOHYS}	V _{IN} Under-Voltage Lockout Hysteresis			70		mV	
V _{ENH}	Enable High Input Voltage			1.70	2.00	V	
V _{ENL}	Enable Low Input Voltage		0.80	1.22		V	
	PMOS On Resistance ⁽⁴⁾	V _{IN} =5 V		200		0	
R _{ONPMOS} PMOS	PMOS On Resistance	V _{IN} =3.3 V		300		mΩ	
D	NMOS On Resistance ⁽⁴⁾	V _{IN} =5 V		200		0	
Ronnmos	NMOS On Resistance	V _{IN} =3.3 V		300		mΩ	
. P-CI	P-Channel Current Limit	V _{SYNC} =0 V		1.2		А	
I _{LIM}	V _{FB} =0.7 V, V _{IN} =5 V, 100% Duty Cycle	V _{SYNC} =V _{IN}		0.6			
fosc	Oscillator Frequency	T _A =25°C	1.105	1.210	1.350	MHz	
V _{SYNC}	SYNC Threshold	Rising Edge		V _{IN} /2		V	
f _{SYNC}	Synchronization Frequency	V _{SYNC} =Square Wave	500		2000	KHz	
t _{SYNC}	Minimum SYNC Pulse Width	V _{SYNC} On Time		100		ns	
		Sink/Source Current	30	45	60	μΑ	
I_{AMP}	Error Amplifier	G _{EA} ⁽⁴⁾	700	1000	1400	μA/V	
		A _{VEA} ⁽⁴⁾		550		V/V	
Gcs	Current Sense Gain ⁽⁴⁾			3		A/V	
V_{REF}	Reference Voltage for Temperature Co-efficient, see Figure 12	Measured at FB Pin T _A =25°C	1.181	1.205	1.229	V	
I _{FB}	FB Bias Current	T _A =25°C	-0.10	-0.06	0	μΑ	
Iss	Soft-Start Current		-5.5	-4.5	-3.5	μΑ	
Protection	s						
T _{OTP}	Over-Temperature Threshold ⁽⁴⁾			+165		°C	
T _{HYS}	Over-Temperature Hysteresis			+20		°C	

Note:

4. Guaranteed by design and characterization; not production tested.

Functional Block Diagram




Figure 3. Functional Block Diagram

Operation Description

The FAN8060 is a step-down converter operating in current-mode PWM architecture with a typical switching frequency of 1.2 MHz. At the beginning of each clock cycle, the P-channel transistor is turned on. The current in the inductor ramps up and is sensed via an internal circuit. The P-channel switch is turned off when the sensed current causes the PWM comparator to trip, which is when the output voltage is in regulation or when the inductor current reaches the current limit (set internally to 1.2 A, typically). After a minimum dead time to prevent shoot-through current, the N-channel transistor is turned on and the current ramps down. As the clock cycle is completed, the N-channel switch is turned off and the next clock cycle starts.

Light Load Operation

As the output load reduces, the current in the inductor during off time is sensed across the low side MOSFET. When the current reverses direction, the low-side MOSFET is turned off and the high-side MOSFET is not turned on until the output is out of regulation.

100% Duty Cycle Operation

As the input voltage approaches the output voltage, the controller starts to increase the duty cycle to maintain output regulation until duty cycle reaches 85%. The controller then transitions to a 100% duty cycle mode over several cycles to support the load. When the dropout condition is met, the converter turns the P-channel high side continuously on. In this mode, the output voltage is equal to the input voltage, minus the voltage drop across the P-channel MOSFET.

Soft Start

When the input voltage on AVIN exceeds the UVLO threshold and EN is high, the circuit releases SS and enables the PWM regulator. A capacitor connected to the SS pin and AGND is charged by a $4\,\mu\text{A}$ internal current source, causing the voltage on the capacitor to rise. When this voltage reaches 1.2 V, the output is in regulation. The SS voltage continues to rise to AVIN. The time for the output to reach regulation is given by the following equation:

$$t(ms) = \frac{C_{SS}(nF)}{(4\mu A/1.2V)} \tag{1}$$

Output overload and short-circuit protection is active during soft-start. When the part is disabled, SS pin is pulled low internally.

Overload & Short-Circuit Protection

FAN8060 employs cycle-by-cycle current limiting, which limits current by reducing duty cycle during overload. As the load increases beyond the limit, the output voltage starts to reduce, thereby reducing the FB voltage. When the FB node is half the reference voltage and the COMP node has reached maximum value, short-circuit protection is detected. At that time, both the SS pin and the COMP pin are pulled to ground until the inductor current crosses zero. At that point, both SS and COMP are released for the current to ramp up again. This continues until the short-circuit condition is released.

Typical Performance Characteristics

 V_{IN} =5 V, V_{OUT} =2.4 V, L=3.3 μ H, C_{IN} =10 μ F, C_{OUT} =10 μ F, f_S =1.2 MHz, T_A =25°C, unless otherwise noted.




Figure 4. EN Startup with 1 A Load




Figure 5. EN Turn off with 1 A Load




Figure 6. PWM Operation with 1 A Load




Figure 7. 2 MHz Sync Operation with 1 A Load




Figure 8. Load Transient Response(Step-up/down)




Figure 9. Output Voltage Ripple with 1 A Load

Typical Performance Characteristics (Continued)

 V_{IN} =5 V, V_{OUT} =2.4 V, L=3.3 μ H, C_{IN} =10 μ F, C_{OUT} =10 μ F, f_S =1.2 MHz, T_A =25°C, unless otherwise noted.

98





Figure 10. Normalized Vout vs. Load Current



 $3.3V_{IN}/2.4V_{O}$




Figure 12. Normalized V_{REF} vs. Temperature




Figure 13. Normalized Oscillation Frequency vs. Temperature

Applications Information

Refer to Figure 1 for reference designators.

Output Voltage Setting

The output voltage of the FAN8060 can be set from 1.2 V to V_{IN} by an external resistor divider, given by the following equation:

$$V_{OUT} = 1.2(1 + \frac{R_2}{R_3}) \tag{2}$$

where, V_{OUT} equals the output voltage.

Inductor Selection

Typically, the inductor value is chosen based on ripple current (ΔI_L), which is chosen between 10% and 35% of the maximum DC load. Regulator designs that require fast transient response use a higher ripple-current setting, while regulator designs that require higher efficiency keep ripple current on the low side and operate at a lower switching frequency.

For a given output voltage ripple requirement, L can be calculated by the following equation:

$$L \ge \frac{V_{OUT} \cdot (1 - D)}{\Delta I_L \cdot f_S} \tag{3}$$

where;

D = Duty ratio (V_O/V_{IN}) ;

fs = Switching frequency; and

 ΔI_L = Inductor ripple value, typically set to 10% - 35% of the maximum steady-state load current.

The inductor should have a low DCR to minimize the conduction losses and maximize efficiency. Some recommended inductors are suggested in Table 1:

Table 1. Recommended Inductors (3.3 µH)

Size[mm2]	DCR	Part Number	Vendor
7x7x3	23 mΩ	SLF7032T-3R3	TDK
5x5x2	60 mΩ	LTF5022T-3R3	TDK
4x4x2	78 mΩ	VLCF4020T-3R3	TDK
2.6x2.8x1.2	130 mΩ	VLF3012AT-3R3	TDK

Output Capacitor Selection

The output capacitor is selected based on the needs of the final application and its output ripple requirements. A larger output capacitor value reduces the output ripple voltage. The formula of output ripple ΔV_{OUT} is:

$$\Delta V_{OUT} \cong \Delta I_L \left(ESR + \frac{1}{8 \cdot C_{OUT} \cdot f_S} \right)$$
 (4)

where C_{OUT} is the output capacitor.

ESR is the equivalent series resistance of the output capacitor.

Input Capacitor Selection

The input capacitor reduces the RMS current drawn from the input and switching noise from the device. The combined RMS current rating for the input capacitor should be greater than the value calculated by the following equation:

$$I_{RMS} = I_{OUTMAX} \cdot (\sqrt{D - D^2})$$
 (5)

where:

I_{RMS} = RMS current of the input capacitor; and

I_{OUTMAX} = Maximum output current.

Small, high value, inexpensive, lower-ESR ceramic capacitors are recommended; 10 μ F ceramic capacitors with X7R or X5R should be adequate for 1 A applications.

Loop Compensation

The loop is compensated using a feedback network connected between COMP and AGND. Figure 14 shows a Type-2 compensation network used to stabilize the FAN8060.




Figure 14. Compensation Network

The goal of the compensation design is to shape the frequency response of the converter to achieve high DC gain and fast transient, while maintaining loop stability. FAN8060 employs peak-current-mode control for easy use and fast transient response. Current mode control helps simplify the loop to a one-pole and one zero system.

The DC gain of the voltage feedback loop is given by:

$$A_{VDC} = R_L \cdot G_{CS} \cdot A_{VEA} \cdot \frac{V_{FB}}{V_{OUT}} \tag{6}$$

where:

 A_{VDC} = DC gain of the feedback loop;

 R_L = Load resistor value (V_{OUT}/I_{OUT});

 G_{CS} = Current sense gain (3 A/V);

A_{VEA} = Error amplifier voltage gain (550 V/V); and

 V_{FB} = Feedback threshold voltage (1.2 V).

The system pole is calculated by the equation:

$$f_{P1} = \frac{1}{2\pi \cdot C_{OUT} \cdot R_L} \tag{7}$$

The system zero is due to the output capacitor and its ESR. System zero is calculated by the equation:

$$f_{Z1} = \frac{1}{2\pi \cdot C_{OUT} \cdot ESR} \tag{8}$$

The output characteristics of the error (Gm) amplifier are controlled by a series capacitor and resistor network connected at the COMP pin to GND.

The pole is calculated by the following equation:

$$f_{p2} = \frac{G_{EA}}{2\pi \cdot C_C \cdot A_{VEA}} \tag{9}$$

where:

 $G_{\text{EA}} = \text{ Error Amplifier Transconductance (1000 } \mu\text{A/V});$ and

 C_C = compensation capacitor.

Zero is due to the compensation capacitor (C_C) and resistor (R_C) calculated by the following equation:

$$f_{z2} = \frac{1}{2\pi \cdot C_C \cdot R_C} \tag{10}$$

where R_C is compensation resistor.

The system crossover frequency (f_C), where the control loop has unity gain, is recommended to be set at $1/10^{th}$ of switching frequency. Generally, higher f_C means faster response to load transients, but can result in instability if not properly compensated.

The first step in compensation design is choosing the compensation resistor (R_{C}) to set the crossover frequency by the following equation:

$$R_C = \frac{2\pi \cdot C_{OUT} \cdot f_C \cdot V_{OUT}}{G_{CS} \cdot G_{EA} \cdot V_{FB}}$$
 (11)

where V_{FB} is reference voltage.

The next step is choosing the compensation capacitor (C_C) to achieve the desired phase margin. For applications with typical inductor values, setting the compensation zero, f_{ZZ} , to below one fourth of the crossover frequency provides sufficient phase margin. Determine the (C_C) value by the following equation:

$$C_C = \frac{2}{\pi \cdot R_C \cdot f_C} \tag{12}$$

Then determine if the second compensation capacitor (C_A) is required. It is required if the ESR zero of the output capacitor is located at less than half of the switching frequency.

$$\frac{1}{2\pi \cdot C_{OUT} \cdot ESR} < \frac{f_{S}}{2} \tag{13}$$

If required, add the second compensation capacitor (C_A) to set the pole f_{P3} at the location of the ESR zero. Determine (C_A) value by the equation:

$$C_A = \frac{C_{OUT} \cdot ESR}{R_C} \tag{14}$$

Design Example

Table 2 provides component values for delivering various output voltages with loads up to 1 A with V_{IN} at 5 V ($\pm 10\%$ tolerance).

Table 2. Recommended Feedback and Compensation Values (V_{IN}=5 V)

Vo	C ₄	L ₁	R ₂	R ₃	R ₁	C ₅	C ₂
1.2 V			Short	Open			
1.5 V			2.55 kΩ	10.2 kΩ			
1.8 V	10 μF	3.3 µH	5.9 kΩ	11.8 kΩ	4.7 kΩ	1.5 nF	150 pF
2.5 V			16.2 kΩ	15 kΩ			
3.3 V			18.7 kΩ	10.7 kΩ			




Figure 15. Recommended Schematic (5 V_{IN} to 2.5 V_{O})

PCB Layout Recommendations

The switching power supply PCB layout needs careful attention and is critical to achieving low losses and clean and stable operation. Although each design is different, below are some general recommendations for a good PCB layout.

- Keep the high-current traces and load connectors as short and wide as possible. These traces consist of VIN, GND, VOUT, and SW.
- Place the input capacitor, the inductor, and the output capacitor as close as possible to the IC terminals.
- Keep the loop area between SW node, inductor, and output capacitors as small as possible; minimizing ground loops to reduce EMI issues.
- Route high-dV/dt signals, such as SW node, away from the error amplifier input/output pins.
- Keep components connected to the FB and COMP pins close to the pins.





Figure 16. Recommended PCB Layout

.55

2.00

0.25

Physical Dimensions



- A. CONFORMS TO JEDEC REGISTRATION MO-229, **VARIATION WEED-5**
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994
- LAND PATTERN DIMENSIONS ARE NOMINAL REFERENCE VALUES ONLY

MLP10BrevA

Figure 17. 10-Pin, 3x3 mm Molded Leadless Package (MLP)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Serriconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™
AX-CAP®+
BitSiC™
Build it Now™
CorePLUS™
CorePOWER™
CROSSVOLT™

CROSSVOLT™
CTL™
Current Transfer Logic™
DEUXPEED®
Dual Cool™
EcoSPARK®

ECOSPARK*
EfficientMax™
ESBC™

Fairchild®

Fairchild®
Fairchild Semiconductor®
FACT Quiet Series™
FACT®
FAST®
FastvCore™
FETBench™
FPS™

F-PFS™ FRFET®

Global Power Resource^s
GreenBridgeTM
Green FPSTM
Green FPSTM e-SeriesTM

Gmax™ GTO™ IntelliMAX™ ISOPLANAR™

Making Small Speakers Sound Louder

and Better™
MegaBuck™
MICROCOUPLER™
MicroFET™
MicroPak™
MicroPak2™
MillerDrive™

MillerDrive™
MotionMax™
MotionMax™
mWSaver®
OptoHiT™
OPTOLOGIC®
OPTOPLANAR®

® PowerTrench® PowerXS™

Programmable Active Droop™ QFET[®] QS™

QS™ Quiet Series™ RapidConfigure™

SmartMax™

Saving our world, 1mW/W/kW at a time™ SignalWise™

SMART START™
Solutions for Your Success™
SPM®
STEALTH™
SuperFET®
SuperSOT™.3
SuperSOT™.6

SuperSOTM-3 SuperSOTM-8 SuperSOTM-8 SupreMOS® SyncFETM Sync-LockTM
GENERAL®
TinyBoost®
TinyBouck®
TinyCalcTM
TinyLogic®
TINYOPTOTM
TinyPowerTM
TinyPowerTM
TinyPWMTM
TranSiCTM
TRUECURRENT®*

µSerDesTM

UHC™
Ultra FRFET™
UniFET™
VCX™
VisualMax™
VoltagePlus™
XS™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN, NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification Product Status		Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed Full Production Datasheet contains final specifications. Fairchild Semiconductor r changes at any time without notice to improve the design.		Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 166

^{*} Trademarks of System General Corporation, used under license by Fairchild Semiconductor.