

Is Now Part of



# **ON Semiconductor**®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lange of the applicatio customer's to unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the



March 2012

## FSSD06 — SD/SDIO and MMC Two-Port Multiplexer

### Features

- On Resistance Typically 4Ω, V<sub>DDH</sub>=2.7V
- f<sub>toggle</sub>: > 120MHz
- Low On Capacitance: 9pF Typical
- Low Power Consumption: 1µA Maximum
- Conforms to Secure Digital (SD), Secure Digital I/O (SDIO), and Multimedia Card (MMC) Specifications
- Supports 1-Bit / 4-Bit Host Controllers (V<sub>DDH</sub>=1.65V to 3.6V) Communicating with High-Voltage (2.7-3.6V) and Dual-Voltage Cards (1.65-1.95V, 2.7-3.6V)
  - $V_{DDH}$ =1.65 to 3.6V,  $V_{DDC1/C2}$ = $V_{DDH}$  to 3.6V
- 24-Lead MLP (3.5 x 4.5mm) and UMLP Packages

## Applications

Cell Phone, PDA, Digital Camera, Portable GPS

Analog Symbol Diagram

LCD Monitor, Home Theater PC/TV, All-in-One Printer


## Description

The FSSD06 is a two-port multiplexer that allows Secure Digital (SD), Secure Digital I/O (SDIO), and Multimedia Card (MMC) host controllers to be expanded out to multiple cards or peripherals. This configuration enables the CMD, CLK, and D[3:0] signals to be multiplexed to dual-card peripherals. It is optimized for 1-bit / 4-bit SD / MMC applications.

The architecture includes the necessary bi-directional data and command transfer capability for single high-voltage cards or dual-voltage supply cards. The clock path for the FSSD06 is a uni-directional buffer with an integrated pull-up for high-impedance mode.

Typical applications involve switching in portables and consumer applications: cell phones, digital cameras, home theater monitors, portable GPS units, and printers.


## VDDC1 - Control VDDC2 - Control VDDH - 5 DAT[0:3], CMD - 5



/OE

Figure 1. Analog Symbol Diagram

Ordering In	formation		
Part Number	Operating Temperature Range	Package Description	Packing Method
FSSD06BQX	-40°C to +85°C	24-Lead Molded Leadless Package (MLP), JEDEC MO- 220, 3.5 x 4.5mm	Tape & Reel
FSSD06UMX	-40°C to +85°C	24-Lead Ultrathin Molded Leadless Package (UMLP)	Tape & Reel




## **Pin Definitions**

Name	Description
VDDH	Power Supply (Host ASIC)
VDDC1, VDDC2	Power Supply (SDIO Peripheral Card Ports)
/OE	Output Enable (Active Low)
S	Select Pin
1DAT[3:0], 2DAT[3:0], 1CMD, 2CMD	SDIO Card Ports
DAT[3:0], CMD	SDIO Common Ports
CLK, 1CLK, 2CLK	Clock Path Ports

## **Truth Table**

/OE	S	Function
LOW	LOW	CMD, CLK, DAT[3:0] connected to 1CMD, 1CLK, 1DAT[3:0]; 2CLK pulled HIGH via RPU
LOW	HIGH	CMD, CLK, DAT[3:0] connected to 2CMD, 2CLK, 2DAT[3:0]; 1CLK pulled HIGH via RPU
HIGH	Х	All Ports High Impedance; 1CLK, 2CLK pulled HIGH via R <sub>PU</sub>



## **Functional Description**

The FSSD06 enables sharing the ASIC/baseband processor SDIO port(s) to two peripheral cards, providing bi-directional support for dual-voltage SD/SDIO or MMC cards available in the marketplace. Each SDIO port of the FSSD06 has its own supply rail, allowing peripheral cards with different supplies to be interfaced to the host. The peripheral card supplies must be equal or greater than the host to minimize power consumption. The independent  $V_{DDH}$ ,  $V_{DDC1}$ , and  $V_{DDC2}$  are defined by the supplies connected from the application Power Management ICs (PMICs) to the FSSD06. The clock path is a uni-directional buffered path rather than a bi-directional switch port.

## CMD, DAT Bus Pull-ups

The 1CMD, 2CMD, 1DAT[3:0], and 2DAT[3:0] ports do not have, internally, the system pull-up resistors as defined in the MMC or SD card system bus specifications. The system bus pull-up must be added external to the FSSD06. The value, within the specific specification limits, is a function of the individual application and type of card or peripheral connected. For SD card applications, the R<sub>CMD</sub> and R<sub>DAT</sub> pull-ups should be between 10k $\Omega$  and 100k $\Omega$ . For MMC applications, the R<sub>CMD</sub> pull-ups should be between 4.7k $\Omega$  and 100k $\Omega$ . The card-side 1CMD, 2CMD, 1DAT[3:0], and 2DAT[3:0] outputs have a circuit that facilitates incident wave switching, so the external pull-up resistors ensure retention of the output high level.

The /OE pin can be used to place the 1CMD, 2CMD, 1DAT[3:0] and 2DAT[3:0] into high-impedance mode when the system enters IDLE state (*see IDLE State CMD/DAT Bus "Parking"*).

## **CLK** Bus

The 1CLK and 2CLK outputs are bi-state buffer architectures, rather than a switch I/O, to ensure 52MHz incident wave switching. When there is no communication on the bus (IDLE), the FSSD06 can be disabled with the /OE pin. When this pin is pulled HIGH, the nCLK outputs are also pulled HIGH. Along with nCMD, nDAT[3:0] goes high-impedance to ensure that the CLK path between the FSSD06 and the peripheral does not float.

## IDLE State CMD/DAT Bus "Parking"

The SD and MMC card specifications were written for a direct point-to-point communication between host controller and card. The introduction of the FSSD06 in that path, as an expander, requires that the functional operation and system latency not be impacted by the FSSD06 switch characteristics. Since there are various card formats, protocols, and configurable controllers, a /OE pin is available to facilitate a fast IDLE transition for the nCMD/nDAT[3:0] outputs. Some controllers, rather than simply placing CMD/DAT into high-impedance mode, may pull their outputs HIGH for a clock cycle prior to going into high-impedance mode (referred to as "parking" the output). Some legacy controllers pull their outputs HIGH versus high impedance.

If the /OE pin is left LOW and the controller places the CMD/DAT[3:0] outputs into high impedance, the nCMD/nDAT[3:0] output rise time is a function of the RC time constant through the switch path. It is recommended that the host controller pull CMD and DAT[3:0] HIGH for one cycle before pulling /OE HIGH. This facilitates parking all nCMD/nDAT[3:0] outputs HIGH before putting the switch I/Os in high impedance.

FSSD06 — SD/SDIO and MMC Two-Port Multiplexer

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Conditions	Min.	Max.	Unit
V <sub>DDH</sub>	Supply Voltage		-0.5	4.6	V
V <sub>DDC1</sub> ,V <sub>DDC2</sub>	Supply Voltage		-0.5	4.6	V
V <sub>SW</sub> <sup>(1)</sup>		1DAT[3:0], 2DAT[3:0], 1CMD, 2CMD Pins	-0.5	V <sub>DDx</sub> <sup>(2)</sup> + 0.3V (4.6V maximum)	V
V <sub>SW</sub> `´	Switch I/O Voltage	DAT[3:0], CMD Pins	-0.5	V <sub>DDx</sub> <sup>(2)</sup> + 0.3V (4.6V maximum)	V
V <sub>CNTRL</sub> <sup>(1)</sup>	Control Input Voltage	S, /OE	-0.5	4.6	V
V <sub>CLKI</sub> <sup>(1)</sup>	CLK Input Voltage	CLK	-0.5	4.6	V
V <sub>CLKO</sub> <sup>(1)</sup>	CLK Output Voltage	1CLK, 2CLK	-0.5	V <sub>DDx</sub> <sup>(2)</sup> + 0.3V (4.6V maximum)	V
I <sub>INDC</sub>	Input Clamp Diode Current			-50	mA
I <sub>SW</sub>	Switch I/O Current	SDIO Continuous		50	mA
I <sub>SWPEAK</sub>	Peak Switch Current	SDIO Pulsed at 1ms Duration, <10% Duty Cycle		100	mA
T <sub>STG</sub>	Storage Temperature Range		-65	+150	°C
TJ	Max Junction Temperature			+150	°C
TL	Lead Temperature	Soldering, 10 Seconds		+260C	°C
		I/O to GND		8	
	Human Body Model (JEDEC: JESD22-A114)	Supply to GND		9	kV
ESD		All Other Pins		5	
	Charged Device Model (JEDEC	C: JESD22-C101)		2	kV

### Notes:

1. The input and output negative ratings may be exceeded if the input and output diode current ratings are observed.

2. V<sub>DDx</sub> references the specific SDIO port V<sub>DD</sub> rail (i.e. V<sub>DDC1</sub>, V<sub>DDC2</sub>, V<sub>DDH</sub>).

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Minimum	Maximum	Unit
V <sub>DDH</sub>	Supply Voltage - Host Side	1.65	3.6V	V
V <sub>DDC1</sub> , V <sub>DDC2</sub>	Supply Voltage - SDIO Cards	V <sub>DDH</sub>	3.6V	V
V <sub>CNTRL</sub>	Control Input Voltage - V <sub>S</sub> ,V <sub>/OE</sub>	0	V <sub>DDH</sub>	V
V <sub>CLKI</sub>	Clock Input Voltage - V <sub>CLKI</sub>	0	V <sub>DDH</sub>	V
	Switch I/O Voltage - CMD, DAT[3:0]	0	V <sub>DDH</sub>	V
$V_{SW}$	Switch I/O Voltage - 1CMD, 1DAT[3:0]	0	V <sub>DDC1</sub>	V
	Switch I/O Voltage - 2CMD, 2DAT[3:0]	0	V <sub>DDC2</sub>	V
°C	Operating Temperature	-40	+85	°C
$\theta_{JA}$	Thermal Resistance (free air), MLP24		50	°C/W

## DC Electrical Characteristics at 1.8V $V_{\text{DDH}}$

All typical values are for  $V_{DDH}$ =1.8V at 25°C unless otherwise specified.

0	Demonster	V <sub>DDC1</sub> /	O an l'itana	T <sub>A</sub> =- 4	0°C to	+85°C	11
Symbol	Parameter	V <sub>DDC2</sub> (V)	Conditions	Min.	Тур.	Max.	Unit
Common P	ins						
V <sub>IK</sub>	Clamp Diode Voltage	2.7	I <sub>IK=</sub> -18mA			-1.2	
V <sub>IH</sub>	Control Input Voltage High	2.7	V <sub>DDH</sub> =1.65V	1.3			V
V <sub>IL</sub>	Control Input Voltage Low	2.7				0.5	
I <sub>IN</sub>	S, /OE Input High Current	3.6	$V_{DDH}$ =1.95V, $V_{CNTRL}$ =0V to $V_{DDH}$	-1		1	μA
I <sub>oz</sub>	Off Leakage, Current of all ports	3.6	$V_{DDH}$ =1.95V, $V_{SW}$ =0V to $V_{DDX}$	-1.0	0.5	1.0	μA
I <sub>PU</sub>	CLK Pull-up Current	3.6	V <sub>CLKI</sub> =V <sub>DDH</sub> V <sub>CLKO</sub> =0V, /OE=V <sub>DDH</sub>			35	μA
V <sub>OHC</sub>	CLK Output Voltage High	2.7	I <sub>OH</sub> =-2mA	2.4			V
V <sub>OLC</sub>	CLK Output Voltage Low	3.6	I <sub>OL</sub> =-2mA			90	mV
R <sub>PU</sub>	CLK Pull-up Resistance <sup>(3)</sup>			50	100		kΩ
R <sub>ON</sub>	Switch On Resistance <sup>(4)</sup>	2.7	V <sub>CMD, DAT[3:0]=</sub> 0V, I <sub>ON=</sub> -2mA, See Figure 5		4	6	Ω
$\Delta R_{ON}$	Delta On Resistance <sup>(4, 5)</sup>	2.7	V <sub>CMD, DAT[3:0]=</sub> 0V, I <sub>ON=</sub> - 2mA		0.8		Ω
Power Sup	ply						
I <sub>CC(VDDH)</sub>	Quiescent Supply Current (Host)	0	$V_{DDH}$ =1.95V, $V_{SW}$ =0 or $V_{DDH}$ , $I_{OUT}$ =0			1	μA
I <sub>CC(VDDC1,</sub> VDDC2)	Quiescent Supply Current (SDIO Cards)	3.6				1	μA
$\Delta I_{CARD}$	Delta I <sub>CC(VDDC1, VDDC2)</sub> for One Card Powered Off	3.6V / 0V				1	μA

Notes:

3. Guaranteed by characterization, not production tested.

4. On resistance is determined by the voltage drop between the switch I/O pins at the indicated current through the switch.

5.  $\Delta R_{ON} = R_{ON max} - R_{ON min}$  measured at identical V<sub>CC</sub>, temperature, and voltage.

## DC Electrical Characteristics at 2.7V $V_{\text{DDH}}$

All typical values are for  $V_{\text{DDH}}\text{=}2.7\text{V}$  at 25°C unless otherwise specified.

Ourseland	Demonstern	V <sub>DDC1</sub> /	Conditions	T <sub>A</sub> =- 4	0°C to	+85°C	11
Symbol	Parameter	V <sub>DDC2</sub> (V)	Conditions	Min.	Тур.	Max.	Unit
Common P	ins						
V <sub>IK</sub>	Clamp Diode Voltage	2.7	I <sub>IK=</sub> -18mA			-1.2	
V <sub>IH</sub>	Control Input Voltage High	2.7	V <sub>DDH</sub> =2.7V	1.8			V
V <sub>IL</sub>	Control Input Voltage Low	2.7				0.8	
I <sub>IN</sub>	S, /OE Input High Current	3.6	V <sub>DDH</sub> =3.6V, V <sub>CNTRL=</sub> 0V to V <sub>DDH</sub>	-1		1	μA
I <sub>OZ</sub>	Off Leakage Current of all ports	3.6	$V_{DDH}$ =3.6V, $V_{SW}$ =0V to $V_{DDX}$	-1.0	0.5	1.0	μA
I <sub>PU</sub>	CLK Pull-up Current	3.6	$V_{CLKI} = V_{DDH}, V_{CLKO} = 0V,$ /OE=V <sub>DDH</sub>			50	μA
V <sub>OHC</sub>	CLK Output Voltage High	2.7	I <sub>OH</sub> =-2mA	2.4			V
V <sub>OLC</sub>	CLK Output Voltage Low	3.6	I <sub>OL</sub> =-2mA			90	mV
R <sub>PU</sub>	CLK Pull-up Resistance <sup>(6)</sup>			50	100		kΩ
R <sub>on</sub>	Switch On Resistance <sup>(7)</sup>	2.7	$V_{CMD, DAT[3:0]}=0V, I_{ON}=-2mA$ See Figure 5		2.5	6.0	Ω
$\Delta R_{ON}$	Delta On Resistance <sup>(7,8)</sup>	2.7	V <sub>CMD, DAT[3:0]</sub> =0V, I <sub>ON=</sub> - 2mA		0.8		Ω
Power Sup	ply						
I <sub>CC(VDDH)</sub>	Quiescent Supply Current (Host)	0	$V_{DDH}$ =3.6V, $V_{SW}$ =0 or $V_{DDH}$ , $I_{OUT}$ =0			1	μA
I <sub>CC(VDDC1,</sub> VDDC2)	Quiescent Supply Current (SDIO Cards)	3.6	$\begin{array}{l} V_{SW=0} \text{ or } V_{DDx,}  I_{OUT}=0, \\ V_{CLKI}=V_{DDH} \text{ , } V_{CLKO}=Open, \\ /OE=0V \end{array}$			1	μA
$\Delta I_{CARD}$	Delta I <sub>CC(VDDC1, VDDC2)</sub> for One Card Powered Off	3.6V/0V 0V/3.6V	$ \begin{array}{l} V_{SW=0} \text{ or } V_{DDx,}  I_{OUT}=0, \\ V_{CLKI}=V_{DDH},  V_{CLKO}=Open, \\ /OE=0V \end{array} $			1	μA

Notes:

6. Guaranteed by characterization, not production tested.

7. On resistance is determined by the voltage drop between the switch I/O pins at the indicated current through the switch.

8.  $\Delta R_{ON} = R_{ON max} - R_{ON min}$  measured at identical V<sub>CC</sub>, temperature, and voltage.

FSSD06 — SD/SDIO and MMC Two-Port Multiplexer

## AC Electrical Characteristics at 1.8V $V_{DDH}$

All typical values are for  $V_{\text{DDH=}}1.8\text{V}$  at 25°C unless otherwise specified.

<b>.</b>		V <sub>DDC1</sub> /	<b>0</b>	T <sub>A</sub> =- 4	0°C to	+85°C	
Symbol	Parameter	V <sub>DDC2</sub> (V)	Conditions	Min.	Тур.	Max.	Unit
t <sub>ON1</sub>	Turn-On Time, S, /OE to CMD, DAT[3:0]	2.7 to 3.6	$V_{SW}$ =0V, R <sub>L</sub> =1k $\Omega$ , C <sub>L</sub> =30pF See Figure 7, Figure 8		10	24	ns
t <sub>OFF1</sub>	Turn-Off Time, S, /OE to CMD, DAT[3:0]	2.7 to 3.6	$V_{SW}$ =0V, R <sub>L</sub> =1k $\Omega$ , C <sub>L</sub> =30pF See Figure 7, Figure 8		7	22	ns
t <sub>PD</sub>	Switch Propagation Delay <sup>(9)</sup>	2.7 to 3.6	See Figure 9		1		ns
t <sub>skew</sub>	Switch Skew <sup>(9, 10)</sup> CMD, DAT[3:0]	2.7 to 3.6	$R_L=1k\Omega$ , $C_L=30pF$		2		ns
t <sub>ON2</sub>	Turn-On Time, S, /OE to 1CLK, 2CLK	2.7 to 3.6	$V_{SW}$ =0V, R <sub>L</sub> =1k $\Omega$ , C <sub>L</sub> =30pF See Figure 7, Figure 8		17	35	ns
t <sub>OFF2</sub>	Turn-Off Time S, /OE to 1CLK, 2CLK	2.7 to 3.6	$V_{SW}$ =0V, R <sub>L</sub> =1k $\Omega$ , C <sub>L</sub> =30pF See Figure 7, Figure 8		10	28	ns
t <sub>PDCLK</sub>	Clock Propagation Delay	2.7 to 3.6	R <sub>L</sub> =1kΩ, C <sub>L</sub> =30pF See Figure 11		3.0	5.5	ns
O <sub>IRR</sub>	Off Isolation <sup>(9)</sup>	2.7 to 3.6	f=10MHz, $R_{T=}50\Omega$ , $C_{L}=30pF$ , See Figure 12		-60		dB
Xtalk	Non-Adjacent Channel Crosstalk <sup>(9)</sup>	2.7 to 3.6	f=10MHz, $R_{T}$ =50 $\Omega$ , $C_{L}$ =30pF, See Figure 13		-60		dB
f <sub>toggle</sub>	Clock Frequency <sup>(9)</sup>	2.7 to 3.6	C <sub>L</sub> =30pF		120		MHz

#### Notes:

9. Guaranteed by characterization, not production tested. 10. Skew is determined by  $|T_{PLH} - T_{PHL}|$  for worst-case temperature and  $V_{DDX}$ .

## AC Electrical Characteristics at 2.7V $V_{\text{DDH}}$

All typical values are for  $V_{\text{DDH}}\text{=}2.7\text{V}$  at 25°C unless otherwise specified.


Ourseland	Demonstern	V <sub>DDC1</sub> /	Openditions	T <sub>A</sub> =- 4	l0°C to	+85°C	11
Symbol	Parameter	V <sub>DDC2</sub> (V)	Conditions	Min.	Тур.	Max.	Unit
t <sub>ON1</sub>	Turn-On Time S, /OE to CMD, DAT[3:0]	2.7 to 3.6	$V_{SW}$ =0V, R <sub>L</sub> =1k $\Omega$ , C <sub>L</sub> =30pF See Figure 7, Figure 8		8	17	ns
t <sub>OFF1</sub>	Turn-Off Time S, /OE to CMD, DAT[3:0]	2.7 to 3.6	V <sub>SW</sub> =0V, R <sub>L</sub> =1kΩ, C <sub>L</sub> =30pF See Figure 7, Figure 8		6	13	ns
t <sub>PD</sub>	Switch Propagation Delay <sup>(11)</sup>	2.7 to 3.6	See Figure 9		1		ns
t <sub>skew</sub>	Switch Skew <sup>(12)</sup> CMD, DAT[3:0]	2.7 to 3.6	$R_L=1k\Omega$ , $C_L=30pF$		1.5		ns
t <sub>ON2</sub>	Turn-On Time S, /OE to 1CLK, 2CLK	2.7 to 3.6	V <sub>SW</sub> =0V, R <sub>L</sub> =1kΩ, C <sub>L</sub> =30pF See Figure 7, Figure 8		15	25	ns
t <sub>OFF2</sub>	Turn-Off Time S, /OE to 1CLK, 2CLK	2.7 to 3.6	$V_{SW}$ =0V, R <sub>L</sub> =1k $\Omega$ , C <sub>L</sub> =30pF See Figure 7, Figure 8		10	25	ns
t <sub>PDCLK</sub>	Clock Propagation Delay	2.7 to 3.6	R <sub>L</sub> =1kΩ, C <sub>L</sub> =30pF See Figure 11		1.5	3.0	ns
O <sub>IRR</sub>	Off Isolation <sup>(11)</sup>	2.7 to 3.6	f=10MHz, $R_{T}$ =50 $\Omega$ , $C_{L}$ =30pF See Figure 12		-60		dB
Xtalk	Non-Adjacent Channel Crosstalk <sup>(11)</sup>	2.7 to 3.6	f=10MHz, $R_{T}$ =50 $\Omega$ , $C_{L}$ =30pF See Figure 13		-60		dB
f <sub>toggle</sub>	Clock Frequency <sup>(11)</sup>	2.7 to 3.6	C <sub>L</sub> =30pF		120		MHz

Notes:


11. Guaranteed by characterization, not production tested. 12. Skew is determined by  $|T_{PLH} - T_{PHL}|$  for worst-case temperature and  $V_{DDX}$ .

## Capacitance

Symbol	Deremeter	Conditions	T <sub>A</sub> =- 4	0°C to	+85°C	Unit
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
C <sub>IN (S, /OE, CLK)</sub>	Control and CLK Pin Input Capacitance	V <sub>DDH=</sub> 0V		2.5		
C <sub>ON</sub>	Common Port On Capacitance (C <sub>DAT[3:0], CMD</sub> )	$\label{eq:VDDH} \begin{array}{l} V_{\text{DDH}=}1.8V, V_{\text{DDC1}=}V_{\text{DDC2}=}2.7V, \\ V_{\text{OE}=}0V, \ V_{\text{bias}}=0V, \ \text{f=1MHz} \\ \text{See Figure 15} \end{array}$		9.0		pF
C <sub>OFF</sub>	Input Source Off Capacitance	$\label{eq:VDDH} \begin{array}{l} V_{\text{DDH}=}1.8V, V_{\text{DDC1}=}V_{\text{DDLH2}=}2.7V, \\ V_{\text{OE}=}3.3V, \ V_{\text{bias}}=0V, \ \text{f=1MHz} \\ \text{See Figure 14} \end{array}$		4.0		2)










Packag Designat		ape Selection	Number Cavitie	s Cavity Status	s Cover Tape Status
	Le	eader (Start End)	125 (Typical)	Empty	Sealed
MPX		Carrier	3000	Filled	Sealed
	Т	railer (Hub End)	75 (Typical)	Empty	Sealed
	e in millimete	Process otherwise	e 155 ± 0.05 e 155 ± 0.05 e 155 ± 0.05 e 155 ± 0.05 PKG. 5 3.0 × 2.5 × 2.5 × 2.5 × 2.5 ×	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Reel Dimer	2. Smallest allowa 3. Thru hole inside 4. Tolerance Is ±0 5. Ao and Bo mea 6. Ko measured fr 7. Pocket position 8. Controlling dimensional Signals	itch for feeding holes and ca ble bending radius. cavity is centered within ca .002(0.05) for these dimens sured on a plane 0.120[0.30 m a plane on the inside bo	wity. sions on all 12mm tapes. D) above the bottom of the pocket tom of the pocket to the top surf easured as true position of pocket sion in inches rounded.	ace of the carrier.	
Reel Dimer	1. Cummulative p 2. Smallest allowa 3. Thru hole inside 4. Tolerance Is ±0 5. Ao and Bo mea 6. Ko measured fr 7. Pocket position 8. Controlling dime	itch for feeding holes and co ble bending radius. cavity is centered within ca .002(0.05) for these dimens sured on a plane 0.120(0.3) om a plane 0.120(0.3) om a plane on the inside bo relative to sprocket hole me ension is millimeter. Diemen	wity. sions on all 12mm tapes. D) above the bottom of the pocket tom of the pocket to the top surf easured as true position of pocket sion in inches rounded.	t. ace of the carrier.	N.
Reel Dimer	1. Cummulative p 2. Smallest allowa 3. Thru hole inside 4. Tolerance Is ±0 5. Ao and Bo mea 6. Ko measured fr 7. Pocket position 8. Controlling dime	itch for feeding holes and co ble bending radius. cavity is centered within ca .002(0.05) for these dimens sured on a plane 0.120(0.3) om a plane 0.120(0.3) om a plane on the inside bo relative to sprocket hole me ension is millimeter. Diemen	vity. ions on all 12mm tapes. D) above the bottom of the pocket tom of the pocket to the top surf- asured as true position of pocket sion in inches rounded. otherwise noted. 2 max Measured at Hub Dia N	t. ace of the carrier. t. Not pocket hole. W1 Measured a Dia D min	N.
<b>Reel Dimer</b> Dimensions ar Dia A	1. Cummulative p 2. Smallest allowa 3. Thru hole inside 4. Tolerance is ±0 5. Ao and Bo mea 6. Ko measured fr 7. Pocket position 8. Controlling dime <b>Disions</b> e in inches (r	itch for feeding holes and co ble bending radius. cavity is centered within ca .002(0.05) for these dimens sured on a plane 0.120(0.3) om a plane 0.120(0.3) om a plane on the inside bo relative to sprocket hole me ension is millimeter. Diemen	avity. Jons on all 12mm tapes. D) above the bottom of the pocket tom of the pocket to the top surf pasured as true position of pocket sion in inches rounded. Otherwise noted. 2 max Measured at Hub	t. ace of the carrier. t. Not pocket hole. W1 Measured a Dia D min	t Hub
Reel Dimer Dimensions ar Dia A max	1. Cummulative p 2. Smallest allowa 3. Thru hole inside 4. Tolerance is ±0 5. Ao and Bo mea 6. Ko measured fr 7. Pocket position 8. Controlling dime <b>Disions</b> e in inches (r	itch for feeding holes and co ble bending radius. cavity is centered within ca .002(0.05) for these dimens sured on a plane 0.120(0.3) om a plane 0.120(0.3) om a plane on the inside bo relative to sprocket hole me ension is millimeter. Diemen	vity. ions on all 12mm tapes. D) above the bottom of the pocket tom of the pocket to the top surf- asured as true position of pocket sion in inches rounded. otherwise noted. 2 max Measured at Hub Dia N	t. ace of the carrier. t. Not pocket hole. W1 Measured a Dia D min	t Hub
<b>Reel Dimer</b> Dimensions ar Dia A	1. Cummulative p 2. Smallest allowa 3. Thru hole inside 4. Tolerance Is ±00 5. Ao and Bo mea 6. Ko measured fr 7. Pocket position 8. Controlling dime nsions re in inches (r	itch for feeding holes and co ble bending radius. • cavity is centered within ca .002[0.05] for these dimens orn a plane 0.120[0.30 orn a	wity. itons on all 12mm tapes. D) above the bottom of the pocket tom of the pocket to the top surf- assured as true position of pocket sion in inches rounded. otherwise noted. 2 max Measured at Hub Dia N See detail A/	t. ace of the carrier. t. Not pocket hole. W1 Measured a Dia D min N	t Hub

**Tape and Reel Specifications** 








## NOTES:

- A. PACKAGE DOES NOT FULLY CONFORM TO JEDEC STANDARD.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
- E. DRAWING FILENAME: MKT-UMLP24Arev4.



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC