Linear Voltage Regulator Fast Transient Response 500 mA with Enable

The NCP177 is CMOS LDO regulator featuring 500 mA output current. The input voltage is as low as 1.6 V and the output voltage can be set from 0.7 V.

Features

- Operating Input Voltage Range: 1.6 V to 5.5 V
- Output Voltage Range: 0.7 V to 3.6 V
- Quiescent Current typ. 60 µA
- Low Dropout: 200 mV Typ. at 500 mA, $V_{OUT-NOM} = 1.8 V$
- High Output Voltage Accuracy ±0.8%
- Stable with Small 1 µF Ceramic Capacitors
- Over-current Protection
- Thermal Shutdown Protection: 175°C
- With (NCP177A) and Without (NCP177B) Output Discharge Function
- Available in XDFN4 1 mm x 1 mm x 0.4 mm Package
- This is a Pb–Free Device

Typical Applications

- Battery Powered Equipment
- Portable Communication Equipment
- Cameras, Image Sensors and Camcorders



Figure 1. Typical Application Schematic



ON Semiconductor®

www.onsemi.com







М

PINOUT DIAGRAM



ORDERING INFORMATION

See detailed ordering, marking and shipping information on page 10 of this data sheet.

1



Figure 2. Internal Block Diagram

PIN FUNCTION DESCRIPTION

Pin No.	Pin Name	Description	
1	OUT	Regulated output voltage pin	
2	GND	Power supply ground pin	
3	EN	Enable pin (active "H")	
4	IN	Power supply input voltage pin	
-	EPAD	Exposed pad should be tied to ground plane for better power dissipation	

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input Voltage (Note 1)	IN	-0.3 to 6.0	V
Output Voltage	OUT	−0.3 to VIN + 0.3	V
Chip Enable Input	EN	-0.3 to 6.0	V
Output Current	I _{OUT}	Internally Limited	mA
Maximum Junction Temperature		150	°C
Storage Temperature		–55 to 150	°C
ESD Capability, Human Body Model (Note 2)		2000	V
ESD Capability, Machine Model (Note 2)		200	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per JESD22–A114

ESD Machine Model tested per JESD22-A115 Latchup Current Maximum Rating tested per JEDEC standard: JESD78

THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Characteristics, XDFN4 (Note 3) Thermal Resistance, Junction–to–Air	$R_{ heta JA}$	223	°C/W

3. Measured according to JEDEC board specification. Detailed description of the board can be found in JESD51-7

ELECTRICAL CHARACTERISTICS $V_{IN} = V_{OUT-NOM} + 0.5 \text{ V or } V_{IN} = 1.6 \text{ V}$ (whichever is higher), $V_{EN} = 1.2 \text{ V}$, $I_{OUT} = 1 \text{ mA}$, $C_{IN} = C_{OUT} = 1.0 \mu\text{F}$, $T_J = 25^{\circ}\text{C}$ The specifications in bold are guaranteed at $-40^{\circ}\text{C} \le T_J \le 85^{\circ}\text{C}$.

Parameter	Test C	Conditions	Symbol	Min	Тур	Max	Unit
Input Voltage			V _{IN}	1.6		5.5	V
Output Voltage	$V_{OUT_NOM} \ge 1.8 V$	T _J = +25°C	V _{OUT}	-0.8		0.8	%
		$-40^\circ C \le T_J \le 85^\circ C$		-2.0		1.0	
	V _{OUT_NOM} < 1.8 V	T _J = +25°C		-1.2		1.2	
		$-40^\circ C \le T_J \le 85^\circ C$		-2.5		1.5	
Line Regulation	V _{IN} = V _{OUT-NC} V _{IN}	_{DM} + 0.5 V to 5.25 V _I ≥ 1.6 V	LineReg		0.02	0.1	%/V
Load Regulation	1 mA ≤ l ₀	_{DUT} ≤ 500 mA	LoadReg		1	10	mV
Dropout Voltage (Note 4)	l _{OUT} = 500 mA	$1.4 \text{ V} \le \text{V}_{\text{OUT}} < 1.8 \text{ V}$	V _{DO}		295	380	mV
		$1.8 \text{ V} \le \text{V}_{\text{OUT}} < 2.1 \text{ V}$			200	285	
		$2.1 \text{ V} \le \text{V}_{OUT} < 2.5 \text{ V}$			160	240	
		$2.5~\text{V} \leq \text{V}_{\text{OUT}} < 3.0~\text{V}$			130	200	
		$3.0~\text{V} \leq \text{V}_{\text{OUT}} < 3.6~\text{V}$			110	175	
Quiescent Current	I _{OU} -	_T = 0 mA	l _Q		60	90	μΑ
Standby Current	V _E	_N = 0 V	I _{STBY}		0.1	1	μΑ
Output Current Limit	$V_{OUT} = V_{OU}$	_{IT–NOM} – 100 mV	Ι _{ΟυΤ}	510	800		mA
Short Circuit Current	V _{OI}	_{UT} = 0 V	I _{SC}	510	800		mA
EN Pin Threshold Voltage	EN Inpu	it Voltage "H"	V _{ENH}	1.0			V
	EN Inpu	ut Voltage "L"	V _{ENL}			0.4	
Enable Input Current	V _{EN} =	V _{IN} = 5.5 V	I _{EN}		0.15	0.6	μΑ
Power Supply Rejection Ratio		Ripple 0.2 Vp–p, + 1.0 V, I _{OUT} = 30 mA 0 V, V _{IN} = 3.0 V)	PSRR		75		dB
Output Noise	f = 10 H	lz to 100 kHz			54		μV_{RMS}
Output Discharge Resistance (NCP177A option only)	V _{IN} = 4.0 V, V _{EN} =	0 V, V _{OUT} = V _{OUT-NOM}	R _{ACTDIS}		60		Ω
Thermal Shutdown Temperature	Temperature	e rising from 25°C	TSD_TEMP		175		°C
Thermal Shutdown Hysteresis	Temperature fa	Iling from T _{SD_TEMP}	TSD_HYST		20		°C

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 4. Measured when the output voltage falls 3% below the nominal output voltage (the voltage measured under the condition $V_{IN} = V_{OUT-NOM}$

+ 0.5 V).



 $V_{IN} = V_{OUT-NOM} + 0.5$ V or $V_{IN} = 1.6$ V (whichever is higher), $V_{EN} = 1.2$ V, $I_{OUT} = 1$ mA, $C_{IN} = C_{OUT} = 1.0$ μ F, $T_J = 25^{\circ}C_{OUT} = 1.0$ μ F, $T_J = 25^{\circ}C_{OUT} = 1.0$



TYPICAL CHARACTERISTICS

 $V_{IN} = V_{OUT-NOM} + 0.5 \text{ V or } V_{IN} = 1.6 \text{ V (whichever is higher)}, V_{EN} = 1.2 \text{ V}, I_{OUT} = 1 \text{ mA}, C_{IN} = C_{OUT} = 1.0 \text{ } \mu\text{F}, T_J = 25^{\circ}\text{C}$



TYPICAL CHARACTERISTICS

 $V_{IN} = V_{OUT-NOM} + 0.5 \text{ V or } V_{IN} = 1.6 \text{ V (whichever is higher)}, V_{EN} = 1.2 \text{ V}, I_{OUT} = 1 \text{ mA}, C_{IN} = C_{OUT} = 1.0 \text{ } \mu\text{F}, T_J = 25^{\circ}\text{C}$



TYPICAL CHARACTERISTICS

 $V_{IN} = V_{OUT-NOM} + 0.5 \text{ V or } V_{IN} = 1.6 \text{ V} \text{ (whichever is higher)}, V_{EN} = 1.2 \text{ V}, I_{OUT} = 1 \text{ mA}, C_{IN} = C_{OUT} = 1.0 \text{ } \mu\text{F}, T_J = 25^{\circ}\text{C}$







Figure 23. Turn-ON/OFF - VIN Driven (slow)



Figure 25. Turn-ON/OFF - EN Driven







Figure 24. Turn-ON - VIN Driven (fast)



Figure 26. Line Transient Response

TYPICAL CHARACTERISTICS

 $V_{IN} = V_{OUT-NOM} + 0.5$ V or $V_{IN} = 1.6$ V (whichever is higher), $V_{EN} = 1.2$ V, $I_{OUT} = 1$ mA, $C_{IN} = C_{OUT} = 1.0$ μ F, $T_J = 25^{\circ}$ C



Figure 27. Load Transient Response

Figure 28. θ_{JA} and $P_{D(MAX)}$ vs. Copper Area

APPLICATIONS INFORMATION

General

The NCP177 is a high performance 500 mA low dropout linear regulator (LDO) delivering excellent noise and dynamic performance. Thanks to its adaptive ground current behavior the device consumes only 60 μ A of quiescent current (no–load condition).

The regulator features low noise of 48 μV_{RMS} , PSRR of 75 dB at 1 kHz and very good line/load transient performance. Such excellent dynamic parameters, small dropout voltage and small package size make the device an ideal choice for powering the precision noise sensitive circuitry in portable applications.

A logic EN input provides ON/OFF control of the output voltage. When the EN is low the device consumes as low as 100 nA typ. from the IN pin.

The device is fully protected in case of output overload, output short circuit condition or overheating, assuring a very robust design.

Input Capacitor Selection (CIN)

Input capacitor connected as close as possible is necessary to ensure device stability. The X7R or X5R capacitor should be used for reliable performance over temperature range. The value of the input capacitor should be 1 μ F or greater for the best dynamic performance. This capacitor will provide a low impedance path for unwanted AC signals or noise modulated onto the input voltage.

There is no requirement for the ESR of the input capacitor but it is recommended to use ceramic capacitor for its low ESR and ESL. A good input capacitor will limit the influence of input trace inductance and source resistance during load current changes.

Output Capacitor Selection (COUT)

The LDO requires an output capacitor connected as close as possible to the output and ground pins. The recommended capacitor value is 1 μ F, ceramic X7R or X5R type due to its low capacitance variations over the specified temperature range. The LDO is designed to remain stable with minimum effective capacitance of 0.8 μ F. When selecting the capacitor the changes with temperature, DC bias and package size needs to be taken into account. Especially for small package size capacitors such as 0201 the effective capacitance drops rapidly with the applied DC bias voltage (refer the capacitor's datasheet for details).

There is no requirement for the minimum value of equivalent series resistance (ESR) for the C_{OUT} but the maximum value of ESR should be less than 0.5 Ω . Larger capacitance and lower ESR improves the load transient response and high frequency PSRR. Only ceramic capacitors are recommended, the other types like tantalum capacitors not due to their large ESR.

Enable Operation

The LDO uses the EN pin to enable/disable its operation and to deactivate/activate the output discharge function (A-version only).

If the EN pin voltage is < 0.4 V the device is disabled and the pass transistor is turned off so there is no current flow between the IN and OUT pins. On A-version the active discharge transistor is active so the output voltage is pulled to GND through 60 Ω (typ.) resistor.

If the EN pin voltage is > 1.0 V the device is enabled and regulates the output voltage. The active discharge transistor is turned off.

The EN pin has internal pull-down current source with value of 300 nA typ. which assures the device is turned off when the EN pin is unconnected. In case when the EN function isn't required the EN pin should be tied directly to IN pin.

Output Current Limit

Output current is internally limited to a 750 mA typ. The LDO will source this current when the output voltage drops down from the nominal output voltage (test condition is $V_{OUT-NOM} - 100 \text{ mV}$). If the output voltage is shorted to ground, the short circuit protection will limit the output current to 700 mA typ. The current limit and short circuit protection will work properly over the whole temperature and input voltage ranges. There is no limitation for the short circuit duration.

Thermal Shutdown

When the LDO's die temperature exceeds the thermal shutdown threshold value the device is internally disabled. The IC will remain in this state until the die temperature decreases by value called thermal shutdown hysteresis. Once the IC temperature falls this way the LDO is back enabled. The thermal shutdown feature provides the protection against overheating due to some application failure and it is not intended to be used as a normal working function.

Power Dissipation

Power dissipation caused by voltage drop across the LDO and by the output current flowing through the device needs to be dissipated out from the chip. The maximum power dissipation is dependent on the PCB layout, number of used Cu layers, Cu layers thickness and the ambient temperature. The maximum power dissipation can be computed by following equation:

$$\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = \frac{\mathsf{T}_{\mathsf{J}} - \mathsf{T}_{\mathsf{A}}}{\theta_{\mathsf{J}\mathsf{A}}} = \frac{125 - \mathsf{T}_{\mathsf{A}}}{\theta_{\mathsf{J}\mathsf{A}}} \; [\mathsf{W}] \qquad (\mathsf{eq. 1})$$

Where: $(T_J - T_A)$ is the temperature difference between the junction and ambient temperatures and θ_{JA} is the thermal resistance (dependent on the PCB as mentioned above).

For reliable operation junction temperature should be limited do $+125^{\circ}$ C.

The power dissipated by the LDO for given application conditions can be calculated by the next equation:

$$\mathbf{P}_{\mathbf{D}} = \mathbf{V}_{\mathbf{IN}} \cdot \mathbf{I}_{\mathbf{GND}} + \left(\mathbf{V}_{\mathbf{IN}} - \mathbf{V}_{\mathbf{OUT}}\right) \cdot \mathbf{I}_{\mathbf{OUT}} \left[\mathbf{W}\right] \quad (\text{eq. 2})$$

Where: I_{GND} is the LDO's ground current, dependent on the output load current.

Connecting the exposed pad and N/C pin to a large ground planes helps to dissipate the heat from the chip.

The relation of θ_{JA} and $P_{D(MAX)}$ to PCB copper area and Cu layer thickness could be seen on the Figure 26.

Reverse Current

The PMOS pass transistor has an inherent body diode which will be forward biased in the case when $V_{OUT} > V_{IN}$. Due to this fact in cases, where the extended reverse current condition can be anticipated the device may require additional external protection.

Power Supply Rejection Ratio

The LDO features very high power supply rejection ratio. The PSRR at higher frequencies (in the range above 100 kHz) can be tuned by the selection of C_{OUT} capacitor and proper PCB layout. A simple LC filter could be added to the LDO's IN pin for further PSRR improvement.

Enable Turn-On Time

The enable turn–on time is defined as the time from EN assertion to the point in which V_{OUT} will reach 98% of its nominal value. This time is dependent on various application conditions such as $V_{OUT-NOM}$, C_{OUT} and T_A .

PCB Layout Recommendations

To obtain good transient performance and good regulation characteristics place C_{IN} and C_{OUT} capacitors as close as possible to the device pins and make the PCB traces wide. In order to minimize the solution size, use 0402 or 0201 capacitors size with appropriate effective capacitance.

Larger copper area connected to the pins will also improve the device thermal resistance. The actual power dissipation can be calculated from the equation above (Power Dissipation section). Exposed pad and N/C pin should be tied to the ground plane for good power dissipation.

ORDERING INFORMATION

Part Number	Voltage Option	Option	Marking	Package	Shipping [†]
NCP177AMX070TCG	0.70 V		JA		
NCP177AMX100TCG	1.00 V		JC		
NCP177AMX110TCG	1.10 V		JD		
NCP177AMX120TCG	1.20 V	With output discharge	JE		
NCP177AMX135TCG	1.35 V	With output discharge	JF		
NCP177AMX150TCG	1.50 V		JG		
NCP177AMX180TCG	1.80 V		JH		
NCP177AMX330TCG	3.30 V		JJ	XDFN-4	3000 / Tape & Rool
NCP177BMX070TCG	0.70 V		HA	(Pb-Free)	Sooo / Tape & Reel
NCP177BMX100TCG	1.00 V		HC		
NCP177BMX110TCG	1.10 V		HD		
NCP177BMX120TCG	1.20 V	Without output discharge	HE		
NCP177BMX135TCG	1.35 V	without output discharge	HF		
NCP177BMX150TCG	1.50 V		HG		
NCP177BMX180TCG	1.80 V		НН		
NCP177BMX330TCG	3.30 V		HJ		

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

4x L2



- NOTES: 1. DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS. 2 DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 3
- 0.20 mm FROM THE TERMINAL TIPS. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS		
DIM	MIN	MAX	
Α	0.33	0.43	
A1	0.00	0.05	
A3	0.10 REF		
b	0.15	0.25	
b2	0.02	0.12	
D	1.00 BSC		
D2	0.43	0.53	
E	1.00 BSC		
е	0.65 BSC		
L	0.20	0.30	
L2	0.07	0.17	

RECOMMENDED **MOUNTING FOOTPRINT***



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the unarregistered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent–Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and eventors and reasonable attornow the density of event or indevice and the original truth or does generated or subsidiaries and and exercised were developed and the secret or indevice and the secret or indevice application is envirted and event or indevice application and the application were device and the device and the device and the developed and truth or advect and the application and the dindeveloped expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative