NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc

# Integrated Audio Amplifier Systems

The Intersil ISL54003, ISL54005, ISL54006 family of devices are integrated audio power amplifier systems that combine a mono BTL amplifier and stereo headphone amplifiers in a single device. The devices are designed to operate from a single +2.7V to +5V power supply. Targeted applications include handheld equipment such as cell-phones, MP3 players, and games/toys.

These parts contain one class AB BTL type power amplifier for driving an  $8\Omega$  mono speaker and two class AB headphone amplifiers for driving  $16\Omega$  or  $32\Omega$  headphone speakers.

The BTL when using a 5V supply is capable of delivering 800mW (typ) with 0.4% THD+N and 941mW (typ) with 1% THD+N of continuous average power into an  $8\Omega$  BTL speaker load.

Each headphone amplifier when using a 5V supply is capable of delivering 50mW (typ) with 0.3% THD+N and 94mW (typ) with 1% THD+N of continuous average power into a  $32\Omega$  headphone speaker.

When in Mono Mode these devices automatically mix the active left and right audio inputs and send the combined signal to the BTL driver. In Headphone Mode the active right channel input is sent to the right headphone speaker and the active left channel is sent to the left headphone speaker.

The ISL54005 and ISL54006 feature a 2:1 stereo input multiplexer front-end. This allows selection between two stereo sources. In addition the ISL54006 can mix the four inputs to the BTL driver or the two pairs of inputs to the headphone drivers.

These parts feature headphone sense circuitry that detects when a headphone jack has been inserted and automatically switches the active audio inputs from the mono BTL output driver to the headphone drivers. These parts also feature a logic control pin that can override the headphone sense input circuitry.

All devices in this family feature low power shutdown, thermal overload protection and click/pop suppression. The click and pop circuitry eliminates audible transients during audio source changes and transitioning in and out of shutdown.

#### tober 30, 2007;

FN6514.2


#### Features

- Pb-Free (RoHS Compliant)
- Class AB 94mW Headphone Amplifiers and 941mW Mono BTL Speaker Amplifier
- THD+N at 1kHz, 800mW into 8Ω BTL..... 0.4%
- THD+N at 1kHz, 15mW into 32 $\Omega$  Headphone ..... 0.07%
- THD+N at 1kHz, 50mW into 32 $\Omega$  Headphone ...... 0.3%
- Single Supply Operation . . . . . . . . . . +2.7V to +5.5V
- · Headphone Sense Input and Low Power Shutdown
- Thermal Shutdown Protection
- "Click and Pop" Suppression Circuitry
- 2:1 Stereo Input Mux (ISL54005, ISL54006)
- Mixing of Two Stereo Inputs (ISL54006)
- TTL Logic-Compatible
- Available in 20 Ld 4x4 Thin QFN


### Applications

- · Battery powered, Handheld, and Portable Equipment
  - Cellular/mobile Phones
  - PDA's, MP3 Players, DVD Players, Cameras
  - Laptops, Notebooks, Palmtops
  - Handheld Games and Toys
- Desktop Computers

### Simplified Block Diagram







### **Pin Descriptions**

	PIN			
ISL54003	ISL54005	ISL54006	NAME	FUNCTION
3, 6, 12	3, 6, 12	3, 6, 12	V <sub>DD</sub>	System Power Supply
4, 9, 20	4, 9, 20	4, 9, 20	GND	Ground Connection
11			INL	Left Channel Audio Input 1
	11	11	IN <sub>1L</sub>	Left Channel Audio Input 1
-	13	13	IN <sub>2L</sub>	Left Channel Audio Input 2
17			IN <sub>R</sub>	Right Channel Audio Input 1
	17	17	IN <sub>1R</sub>	Right Channel Audio Input 1
-	19	19	IN <sub>2R</sub>	Right Channel Audio Input 2
5	5	5	HpR	Headphone Right Ouput
7	7	7	HpL	Headphone Left Ouput
2	2	2	SPK+	Positive Speaker Output
1	1	1	SPK-	Negative Speaker Output
14	14	14	SD	Shutdown, High to disable amplifiers, Low for normal operation.
8	8	8	HD	Headphone Detection, Internally pulled up to $V_{DD}$ , Low in Mono Mode, High in Headphone Mode if HO = Low
15	15	15	НО	Headphone Override, High in Mono Mode, Low in Headphone Mode if HD = High
-	18	18	INS	Input Select
-	-	16	MIX	Mixer, High to mix Right and Left Audio Inputs, Low to pass Audio Inputs without mixing
10	10	10	REF	Common-mode Bias Voltage, Bypass with a $1\mu$ F capacitor to GND.
13, 16, 18, 19	16		NC	No Connect

### **Ordering Information**

-				
PART NUMBER (Note)	PART MARKING	TEMP. RANGE (°C)	PACKAGE Tape & Reel (Pb-Free)	PKG. DWG. #
ISL54003IRTZ*	540 03IRTZ	-40 to +85	20 Ld 4x4 TQFN	L20.4x4A
ISL54005IRTZ*	540 05IRTZ	-40 to +85	20 Ld 4x4 TQFN	L20.4x4A
ISL54006IRTZ*	540 06IRTZ	-40 to +85	20 Ld 4x4 TQFN	L20.4x4A

\*Add "-T" suffix for tape and reel. Please refer to TB347 for details on reel specifications.

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

# ISL54003 Truth Table

SD	HD	но	SPK+/SPK-	HpR	HpL
1	х	х	Disabled	Disabled	Disabled
0	0	х	IN <sub>R</sub> + IN <sub>L</sub>	-	-
0	1	0	-	IN <sub>R</sub>	INL
0	1	1	IN <sub>R</sub> + IN <sub>L</sub>	-	-

## ISL54005 Truth Table

SD	INS	HD	НО	SPK+/SPK-	HpR	HpL
1	Х	х	х	Disabled	Disabled	Disabled
0	0	0	х	$IN_{1R} + IN_{1L}$	-	-
0	0	1	0	-	IN <sub>1R</sub>	IN <sub>1L</sub>
0	0	1	1	$IN_{1R} + IN_{1L}$	-	-
0	1	0	х	$IN_{2R} + IN_{2L}$	-	-
0	1	1	0	-	IN <sub>2R</sub>	IN <sub>2L</sub>
0	1	1	1	$IN_{2R} + IN_{2L}$	-	-

# ISL54006 Truth Table

SD	MIX	INS	HD	но	SPK+/SPK-	HpR	HpL
1	Х	Х	Х	Х	Disabled	Disabled	Disabled
0	0	0	0	Х	$IN_{1R} + IN_{1L}$	-	-
0	0	0	1	0	-	IN <sub>1R</sub>	IN <sub>1L</sub>
0	0	0	1	1	$IN_{1R} + IN_{1L}$	-	-
0	0	1	0	Х	$IN_{2R} + IN_{2L}$	-	-
0	0	1	1	0	-	IN <sub>2R</sub>	IN <sub>2L</sub>
0	0	1	1	1	$IN_{2R} + IN_{2L}$	-	-
0	1	х	0	х	$IN_{1R}$ + $IN_{2R}$ + $IN_{1L}$ + $IN_{2L}$	-	-
0	1	х	1	0	-	IN <sub>1R</sub> + IN <sub>2R</sub>	IN <sub>1L</sub> + IN <sub>2L</sub>
0	1	х	1	1	$IN_{1R}$ + $IN_{2R}$ + $IN_{1L}$ + $IN_{2L}$	-	-

#### **Absolute Maximum Ratings**

VDD to GND
In_R, In_L, SD, INS, MIX, H
Output Voltages
SPK+, SPK-, Hp
Continuous Current (VDD, SPK_, Hp_, GND)750mA
ESD Rating:
Human Body Model>2kV
Machine Model>200V
Charged Device Model>1kV
-

#### **Thermal Information**

Thermal Resistance (Typical, Notes 1, 2)	θ <sub>JA</sub> (°C/W)	θ <sub>JC</sub> (°C/W)			
20 Ld 4x4 TQFN Package	45	6.5			
Maximum Junction Temperature		+150°C			
Maximum Storage Temperature Range65°C to +150°C					
Pb-free reflow profile		ee link below			
http://www.intersil.com/pbfree/Pb-FreeR	leflow.asp				

#### **Operating Conditions**

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTE:

- 1.  $\theta_{JA}$  is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features.  $\theta_{JC}$ , the "case temp" is measured at the center of the exposed metal pad on the package underside. See Tech Brief TB379.
- 2. For  $\theta_{JC}$ , the "case temp" location is the center of the exposed metal pad on the package underside.

#### **Electrical Specifications - 5V Supply**

Test Conditions:  $V_{DD}$  = +5V, GND = 0V,  $V_{INH}$  = 2.4V,  $V_{INL}$  = 0.8V, SD = MIX = INS = HD =  $V_{INL}$ ,  $C_{REF}$  = 1µF,  $R_{L}$  is terminated between SPK+ and SPK- for BTL driver and between Hp\_ and GND for SE drivers, Unless Otherwise Specified (Note 3).

PARAMETER	TEST CONDITIC	DNS	TEMP (°C)	MIN (Notes 4, 5)	ТҮР	MAX (Notes 4, 5)	UNITS
GENERAL							I
Power Supply Range, V <sub>DD</sub>			Full	2.7	-	5.5	V
Quiescent Supply Current, IDD	HO = $V_{INL}$ or $V_{INH}$ , HD = $V_{INL}$ , I		25	-	4.6	12	mA
	MIX = $V_{INL}$ or $V_{INH}$ , $R_L$ = None, to ground (0.13µF)	Inputs AC coupled	Full	-	5.5	-	mA
Shutdown Supply Current, ISD	SD = $V_{INH}$ , HO = $V_{INL}$ or $V_{INH}$ , I		25	-	28	50	μA
	$\label{eq:INS} \begin{array}{l} \text{INS} = V_{INL} \text{ or } V_{INH}, \text{ MIX} = V_{INL} \\ (\text{BTL}) \text{ and } \text{R}_L = 32\Omega \text{ (SE)}, \text{ Inputs} \\ \text{ground } (0.1 \mu\text{F}) \end{array}$		Full	-	31	-	μA
Input Resistance, R <sub>IN</sub>	INS = 0V or V <sub>DD</sub>		25	-	100	-	kΩ
Thermal Shutdown, T <sub>SD</sub>	INS = MIX = 0V or V <sub>DD</sub>	25	-	150	-	°C	
Thermal Shutdown Hysteresis					10	-	°C
SD to Full Operation, t <sub>SD(ON)</sub>	INS = 0V or 5V, MIX = 0V or 5V		Full	-	1	-	ms
BTL AMPLIFIER DRIVER, HD = V	INH, HO = VINH, UNLESS OTHER	WISE SPECIFIED					L
Output Offset Voltage, V <sub>OS</sub>	Measured between SPK+ and S	PK-, Inputs AC	25	-	38	-	mV
	coupled to ground (0.1µF)		Full	-	49	-	mV
Power Supply Rejection Ratio,	V <sub>RIPPLE</sub> = 200mV <sub>P-P</sub> , HD =	F <sub>RIPPLE</sub> = 217Hz	25	-	49	-	dB
PSRR	$V_{INL}$ , $R_L = 8\Omega$ , Inputs AC coupled to ground (0.1µF)	F <sub>RIPPLE</sub> = 1kHz	25	-	47	-	dB
Output Power, POUT	R <sub>L</sub> = 8Ω, THD+N = 1%, f = 1kHz		25	-	941	-	mW
	R <sub>L</sub> = 8Ω, THD+N = 10%, f = 1kH	z	25	-	1.23	-	W
Total Harmonic Distortion + Noise,	R <sub>L</sub> = 8Ω, P <sub>OUT</sub> = 800mW, f = 1k	Hz	25	-	0.4	-	%
THD + N	$R_L = 8\Omega$ , $P_{OUT} = 800$ mW, f = 20Hz to 20kHz		25	-	0.7	-	%
Max Output Voltage Swing, V <sub>OUT</sub>	R <sub>L</sub> = 8Ω, V <sub>SIGNAL</sub> = 5V <sub>P-P</sub> , f = 1	kHz	25	7.2	7.7	-	V <sub>P-P</sub>
Signal to Noise Ratio, SNR	R <sub>L</sub> = 8Ω, P <sub>OUT</sub> = 900mW, f = 1k	Hz	25	-	85	-	dB
Output Noise, N <sub>OUT</sub>	A - Weight filter, BW = 22Hz to 2	2kHz	25	-	140	-	μV <sub>RMS</sub>

#### **Electrical Specifications - 5V Supply**

Test Conditions: V<sub>DD</sub> = +5V, GND = 0V, V<sub>INH</sub> = 2.4V, V<sub>INL</sub> = 0.8V, SD = MIX = INS = HD = V<sub>INL</sub>, C<sub>REF</sub> = 1µF, R<sub>L</sub> is terminated between SPK+ and SPK- for BTL driver and between Hp\_ and GND for SE drivers, Unless Otherwise Specified (Note 3). (Continued)

PARAMETER	TEST CONDITIO	NS	TEMP (°C)	MIN (Notes 4, 5)	ТҮР	MAX (Notes 4, 5)	UNITS
Crosstalk $R_{CH}$ to $L_{CH}$ , $L_{CH}$ to $R_{CH}$	$R_L = 8\Omega$ , $P_{OUT} = 800$ mW, f = 1kHz, Signal coupled from the input of active amplifier to the output of an adjacent amplifier with its input AC coupled to ground.			-	80	-	dB
Off-Isolation	SD = $V_{DD}$ , $P_{OUT}$ = 800mW, f = 1 coupled from input to output of a		25	-	130	-	dB
SINGLE ENDED AMPLIFIER DRIV	ERS, HD = V <sub>INH,</sub> HO = V <sub>INL,</sub> UNL	ESS OTHERWISE	SPECIFIE	D		I.	
Power Supply Rejection Ratio, PSRR	$V_{RIPPLE} = 200 \text{mV}_{P-P}, \text{HD} = 0 \text{V},$	F <sub>RIPPLE</sub> = 217Hz	25	-	48	-	dB
	$R_L = 32\Omega$ , Input AC coupled to ground (0.1µF)	F <sub>RIPPLE</sub> = 1kHz	25	-	47	-	dB
Output Power, POUT	R <sub>L</sub> = 16Ω, THD+N = 1%, f = 1kH	Z	25	-	170	-	mW
	R <sub>L</sub> = 32Ω, THD+N = 1%, f = 1kH:	Z	25	-	94	-	mW
	R <sub>L</sub> = 16Ω, THD+N = 10%, f = 1kł	Ηz	25	-	215	-	mW
	R <sub>L</sub> = 32Ω, THD+N = 10%, f = 1kł	25	-	116	-	mW	
Total Harmonic Distortion + Noise,	R <sub>L</sub> = 32Ω, P <sub>OUT</sub> = 15mW, f = 1kHz			-	0.07	-	%
THD + N	$R_L$ = 32 $\Omega$ , $P_{OUT}$ = 15mW, f = 20Hz to 20kHz			-	0.09	-	%
	R <sub>L</sub> = 32Ω, P <sub>OUT</sub> = 50mW, f = 1kl	25	-	0.3	-	%	
	R <sub>L</sub> = 32Ω, P <sub>OUT</sub> = 50mW, f = 20	25	-	0.4	-	%	
Max Output Voltage Swing, VOUT	R <sub>L</sub> = 32Ω, V <sub>SIGNAL</sub> = 5V <sub>P-P</sub> , f = 1	lkHz	25	3.6	4.7	-	V <sub>P-P</sub>
Crosstalk $R_{CH}$ to $L_{CH}$ , $L_{CH}$ to $R_{CH}$	$R_{L} = 32\Omega, P_{OUT} = 15$ mW, f = 1kł	Ηz	25	-	75	-	dB
Off-Isolation	SD = V <sub>DD,</sub> R <sub>L</sub> = 32Ω, P <sub>OUT</sub> = 15	mW, f = 10kHz	25	-	120	-	dB
Signal to Noise Ratio, SNR	R <sub>L</sub> = 32Ω, POUT = 50mW, f = 1k	Hz	25	-	85	-	dB
Channel Gain Matching $R_{CH}$ to $L_{CH}$	$R_L = 32\Omega$ , VINxR = VINxL = 1.3V <sub>R</sub> same source)	MS (Connect to the	25	-	±0.2	-	dB
Channel Phase Matching $R_{CH}$ to $L_{CH}$	$R_L = 32\Omega$ , VINxR = VINxL = 1.3V <sub>RMS</sub> (Connect to the same source)		25	-	1.3	-	o
LOGIC INPUT							
Input Leakage Current, I <sub>SD</sub> , I <sub>INS</sub> ,	V <sub>DD</sub> = 5V, SD = 0V, INS = 0V, MI	X = 0V, HD = 0V,	25	-3	1.9	3	μA
I <sub>MIX</sub> , I <sub>HD</sub> , I <sub>HO</sub>	HO = 0V		Full	-	1.9	-	μA
Input Leakage Current, I <sub>SD</sub> , I <sub>INS</sub> ,	$V_{DD}$ = 5V, SD = $V_{DD}$ , INS = $V_{DD}$	, MIX = V <sub>DD</sub> ,	25	-1	0.02	1	μA
I <sub>MIX</sub> , I <sub>HD</sub> , I <sub>HO</sub>	$HD = V_{DD}, HO = V_{DD}$		Full	-	0.02	-	μA
V <sub>INH</sub>			Full	2.4	-	-	V
V <sub>INL</sub>			Full	-	-	0.8	V

# **Electrical Specifications - 3.6V Supply** Test Conditions: $V_{DD}$ = +3.6V, GND = 0V, $V_{INH}$ = 1.4V. $V_{INL}$ = 0.4V, SD = MIX = INS = GSO = GS1 = $V_{INL}$ , $C_{REF}$ = 1µF, $R_L$ is terminated between SPK+ and SPK- for BTL driver and between Hp\_ and GND for SE drivers, Unless Otherwise Specified (Note 3).


PARAMETER	TEST CONDITIO	DNS	TEMP (°C)	MIN (Notes 4, 5)	TYP	MAX (Notes 4, 5)	UNITS
GENERAL	1						
Quiescent Supply Current, IDD	HO = $V_{INL}$ or $V_{INH}$ , HD = $V_{INL}$ , INS = $V_{INL}$ or $V_{INH}$ ,		25	-	2.7	12	mA
	MIX = $V_{INL}$ or $V_{INH}$ , RL = None to ground (0.1µF)	MIX = $V_{INL}$ or $V_{INH}$ , RL = None, Input AC coupled		-	3	-	mA
Shutdown Supply Current, I <sub>SD</sub>	SD = $V_{DD}$ , HO = $V_{INL}$ or $V_{INH}$ ,		25	-	13	50	μA
	$ \begin{array}{l} \text{INS = V_{INL} \text{ or } V_{INH}, \text{ MIX = V_{INL}} \\ \text{(BTL) and } \text{R}_{L} = 32\Omega \text{ (SE), Input} \\ \text{ground } (0.1 \mu\text{F}) \end{array} $		Full	-	15	-	μA
BTL AMPLIFIER DRIVER, HD = V	V <sub>INH,</sub> HO = V <sub>INH,</sub> UNLESS OTHE	RWISE SPECIFIED					
Output Offset Voltage, V <sub>OS</sub>	Measured between SPK+ and S	SPK-, Input AC	25	-	25	-	mV
	coupled to ground (0.1µF)		Full	-	40	-	mV
Power Supply Rejection Ratio,	$V_{RIPPLE} = 200 \text{mV}_{P-P}, \text{HD} = 0 \text{V},$	F <sub>RIPPLE</sub> = 217Hz	25	-	49	-	dB
PSRR	$R_L = 8\Omega$ , input AC coupled to ground (0.1µF)	F <sub>RIPPLE</sub> = 1kHz	25	-	47	-	dB
Output Power, POUT	R <sub>L</sub> = 8Ω, THD+N = 1%, f = 1kHz			-	310	-	mW
	R <sub>L</sub> = 8Ω, THD+N = 10%, f = 1kH	Ηz	25	-	528	-	mW
Total Harmonic Distortion + Noise,	R <sub>L</sub> = 8Ω, P <sub>OUT</sub> = 200mW, f = 1kHz			-	0.4	-	%
THD + N	$R_L = 8\Omega$ , $P_{OUT} = 200$ mW, f = 20Hz to 20kHz			-	0.4	-	%
Max Output Voltage Swing, VOUT	R <sub>L</sub> = 8Ω, VSIGNAL = 3.6V <sub>P-P</sub> , f	= 1kHz	25	-	5.8	-	V <sub>P-P</sub>
SINGLE ENDED AMPLIFIER DRI	VERS, HD = V <sub>INH.</sub> HO = V <sub>INL.</sub> UN	LESS OTHERWISE		IED			
Power Supply Rejection Ratio,	$V_{\text{RIPPLE}} = 200 \text{mV}_{\text{P-P}}, \text{HD} = 0 \text{V},$	F <sub>RIPPLE</sub> = 217Hz	25	-	48	-	dB
PSRR	$R_L = 32\Omega$ , Input AC coupled to ground (0.1µF)	F <sub>RIPPLE</sub> = 1kHz	25	-	47	-	dB
Output Power, POUT	R <sub>L</sub> = 16Ω, THD+N = 1%, f = 1kHz			-	80	-	mW
	R <sub>L</sub> = 32Ω, THD+N = 1%, f = 1kHz			-	47	-	mW
	R <sub>L</sub> = 16Ω, THD+N = 10%, f = 1kHz			-	107	-	mW
	R <sub>L</sub> = 32Ω, THD+N = 10%, f = 1kHz			-	58	-	mW
Total Harmonic Distortion + Noise,	R <sub>L</sub> = 32Ω, P <sub>OUT</sub> = 15mW, f = 1	κHz	25	-	0.15	-	%
THD + N	R <sub>L</sub> = 32Ω, P <sub>OUT</sub> = 15mW, f = 20	)Hz to 20kHz	25	-	0.15	-	%
Max Output Voltage Swing, VOUT	R <sub>L</sub> = 32Ω, V <sub>SIGNAL</sub> = 3.6V <sub>P-P</sub> , f	= 1kHz	25	-	3.2	-	V <sub>P-P</sub>
LOGIC INPUT	1						
Input Leakage Current, I <sub>SD</sub> , I <sub>INS</sub> ,	V <sub>DD</sub> = 3.6V, SD = 0V, INS = 0V,	V <sub>DD</sub> = 3.6V, SD = 0V, INS = 0V, MIX = 0V, HD = 0V,		-	1.9	-	μA
I <sub>MIX</sub> , I <sub>HD</sub> , I <sub>HO</sub>	HO = 0V		Full	-	1.9	-	μA
Input Leakage Current, I <sub>SD</sub> , I <sub>INS</sub> ,	V <sub>DD</sub> = 3.6V, SD = V <sub>DD</sub> , INS = V	ν <sub>DD</sub> , MIX = V <sub>DD</sub> ,	25	-	0.02	-	μA
I <sub>MIX</sub> , I <sub>HD</sub> , I <sub>HO</sub>	$HD = V_{DD}, HO = V_{DD}$		Full	-	0.02	-	μA
V <sub>INH</sub>			Full	1.4	-	-	V
V <sub>INL</sub>			Full		-	0.4	V

NOTES:

3.  $V_{IN}$  = input voltage to perform proper function.


4. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.


5. Parts are 100% tested at +25°C. Over-temperature limits established by characterization and are not production tested.



ISL54003 Typical Application Circuit and Block Diagram

ISL54005 Typical Application Circuit and Block Diagram





# ISL54006 Typical Application Circuit and Block Diagram

### **Detailed Description**

The Intersil ISL54003, ISL54005, and ISL54006 family of devices are integrated audio power amplifier systems designed to provide quality audio, while requiring minimal external components. The low 0.4% THD+N ensures clean, low distortion amplification of the audio signals. The devices are designed to operate from a single +2.7V to +5V power supply. All devices are offered in a 20 Ld 4x4 TQFN package. Targeted applications include battery powered equipment such as cell-phones, MP3 players, and games/toys.

These parts contain one class AB BTL type power amplifier for driving an  $8\Omega$  mono speaker and two class AB single-ended (SE) type amplifiers for driving  $16\Omega$  or  $32\Omega$  headphones.

The BTL when using a 5V supply is capable of delivering 800mW (typ) with 0.4% THD+N and 941mW (typ) with 1% THD+N of continuous average power into an  $8\Omega$  BTL speaker load. When the speaker load is connected across the positive and negative terminals of the BTL driver the voltage is doubled across the load and the power is quadrupled.

Each SE amplifier when using a 5V supply is capable of delivering 15mW (typ) with 0.07% THD+N and 50mW (typ) with 0.3% THD+N of continuous average power into a  $32\Omega$  headphone speaker.

When in Mono Mode (BTL driver active) these devices automatically mix the active left and right audio inputs and send the combined signal to the BTL driver. In Headphone Mode the active right channel input is sent to the right headphone speaker and the active left channel is sent to the left headphone speaker.

The ISL54005 and ISL54006 feature a 2:1 stereo input multiplexer front-end. This allows selection between two stereo sources. The INS control pin determines which stereo input is active. Applying logic "0" to the INS control pin selects stereo input 1 ( $R_1$  and  $L_1$ ). Applying logic "1" to the INS control pin selects stereo input 2 ( $R_2$  and  $L_2$ ).

The ISL54006 has the capablity of mixing the two stereo inputs. When in MIX Mode and HEADPHONE Mode, the part mixes the  $R_1$  input with the  $R_2$  input and sends the combined signal to the HpR headphone driver and it mixes the  $L_1$  input with the  $L_2$  input and sends the combined signal to the HpL headphone driver. When in MIX Mode and MONO Mode, it mixes all four inputs ( $R_1 + R_2 + L_1 + L_2$ ) and sends the combined signal to the BTL mono driver.

These parts have headphone sense input circuitry that detects when a headphone jack has been inserted and automatically switches the active audio inputs from the mono BTL output driver to the headphone drivers. These parts also feature a logic control pin (HO) that can override the sense input circuitry. All devices in this family feature low power shutdown, thermal overload protection and click/pop suppression. The click and pop circuitry prohibits switching between input channels until the audio input signals are at there lowest point which eliminates audible transients in the speakers when changing the audio input sources. The click/pop circuitry also keeps speaker transients to an inaudibile level when entering and leaving shutdown.

"Typical Application Circuits and Block Diagrams" for each device in the family are provided on page 7 and page 8. Truth tables for each device are provided on page 3.

# DC Bias Voltage

The ISL54003, ISL54005, and ISL54006 have internal DC bias circuitry, which DC offsets the incoming audio signal at  $V_{DD}/2$ . When using a 5V supply, the DC offset will be 2.5V. When using a 3.6V supply, the DC offset will be 1.8V.

Since the signal gets biased internally at  $V_{DD}/2$  the audio signals need to be AC coupled to the inputs of the device. The value of the AC coupling capacitor depends on the low frequency range required for the application. A capacitor of 0.22µF will pass a signal as low as 7.2Hz. The formula required to calculated the capacitor value is shown in Equation 1:

 $C \ge 1/6.28 \bullet f \bullet 100 k\Omega \tag{EQ. 1}$ 

The 100k  $\Omega$  is the impedance looking into the input of the ISL54003, ISL54004, ISL54006 devices.

# BTL Speaker Amplifier

The ISL54003, ISL54005, and ISL54006 contain one bridge-tied load (BTL) amplifier designed to drive an  $8\Omega$  speaker load differentially. The output to the BTL amplifier are SPK+ and SPK-. The speaker load gets connected across these terminals.

A single BTL driver consists of an inverting and non-inverting power op amps. The AC signal out of each op amp are equal in magnitude but 180° out-of-phase, so the AC signal at SPK+ and SPK- have the same amplitude but are 180° out-of-phase.

Driving the load differentially using a BTL configuration doubles the output voltage across the speaker load and quadruples the power to the load. In effect you get a gain of two due to this configuration at the load as compared to driving the load with a single-ended amplifier with its load connected between a single amplifier's output and ground.

The outputs of the BTL are biased at  $V_{DD}/2$ . When the load gets connected across the + and - terminal of the BTL the mid supply DC bias voltage at each output gets cancelled out eliminating the need for large bulky output coupling capacitors.

# Headphone (Single-Ended) Amplifiers

The ISL54003, ISL54005, and ISL54006 contains two single-ended (SE) headphone amplifiers for driving the left and right channels of a  $32\Omega$  or  $16\Omega$  headphone speaker.

One SE amplifier drives the right speaker of the headphone and other SE amplifier drives the left speaker of the headphone. The speaker load gets connected between the output of the amplifier and ground.

The audio signal at the output of each SE driver is biased at  $V_{DD}/2$  and unlike the BTL driver that cancels this offset due to its differential connection, a capacitor is required at the output of each SE drivers to remove this DC voltage from the headphone load.

This coupling capacitor along with the resistance of the speaker load creates a high pass filter that sets the amplifier's lower bandpass frequency limit. The value of this AC coupling capacitor depends on the low frequency range required by the application. The formula required to calculate the capacitor value is shown in Equation 2:

$C \ge 1/6.28 \bullet f \bullet Rspeaker$	(EQ. 2)
---	---------

For an application driving a  $32\Omega$  headphone with a lower frequency requirement of 150Hz, the required capacitor value would be determined by using Equation 3:

$C \geq 1/6.28 \bullet 150 \bullet 32 = 33 \mu F$	(EQ. 3)
---	---------

Use the closest standard value.

### Headphone Sense Function

With a logic "1" at the HP control pin while the HO control pin is low will activate the headphone drivers and disable the BTL driver.

The "Typical Application Circuits and Block Diagrams" on page 7 and page 8 show the implementation of the headphone control function using a common headphone jack.

The HP pin gets connected to the mechanical wiper blade of the headphone jack. Two external resistors are required for proper operation. A  $100k\Omega$  pull-up resistor from the HP pin to V<sub>DD</sub> and a  $10k\Omega$  pull-down resistor from the jack's audio signal pin to ground of the jack signal pin to which the wiper is connected. See the block diagrams on page 7 and page 8.

When no headphone plug is inserted into the jack, the voltage at the HP pin gets set at a low voltage level due to the  $10k\Omega$  resistor and  $100k\Omega$  resistor divider network connection to V<sub>DD</sub>.

When a headphone is inserted into the jack, the  $10k\Omega$  resistor gets disconnected from the HP control pin and the HP pin gets pulled up to  $V_{DD}.$  Since the HP pin is now high, the headphone drivers are activated.

A microprocessor or a switch can be used to drive the HP pin rather than using the headphone jack contact pin.

Note: With a logic "1" at the HO pin, the BTL driver remains active regardless of the voltage level at the HD pin. This allows a headphone to be plugged into the headphone jack without activating the HP drivers. Music will continue to play through the internal  $8\Omega$  speaker rather than the headphones.

### Low Power Shutdown

With a logic "1" at the SD control pin the device enters the low power shutdown state. When in shutdown the BTL and headphone amplifiers go into an high impedance state and  $I_{DD}$  supply current is reduced to  $26\mu A$  (typ).

In shutdown mode before the amplifiers enter the high impedance/low current drive state, the bias voltage of V<sub>DD</sub>/2 remains connected at the output of the amplifiers through a 100k $\Omega$  resistor.

This resistor is not present during active operation of the drivers but gets switched in when the SD pin goes high. It gets removed when the SD pin goes low.

Leaving the DC bias voltage connected through a 100k $\Omega$  resistor while going into and out of shutdown reduces the transient at the speakers to a small level preventing clicking or popping in the speakers.

Note: When the SD pin is High it over-rides all other logic pins.

# **QFN Thermal Pad Considerations**

The QFN package features an exposed thermal pad on its underside. This pad lowers the package's thermal resistance by providing a direct heat conduction path from the die to the PCB. Connect the exposed thermal pad to GND by using a large copper pad and multiple vias to the GND plane. The vias should be plugged and tented with plating and solder mask to ensure good thermal conductivity.

Best thermal performance is achieved with the largest practical copper ground plane area.


### PCB Layout Considersations and Power Supply Bypassing

To maintain the highest load dissipation and widest output voltage swing, the power supply PCB traces and the traces that connect the output of the drivers to the speaker loads should be made as wide as possible to minimize losses due to parasitic trace resistance.


Proper supply bypassing is necessary for high power supply rejection and low noise performance. A filter network consisting of a  $10\mu$ F capacitor in parallel with a  $0.1\mu$ F capacitor is recommended at the voltage regulator that is providing the power to the ISL54003, ISL54004, ISL54006 IC.

Local bypass capacitors of  $0.1\mu$ F should be put at each VDD pin of the ISL54003, ISL54004, ISL54006 devices. They should be located as close as possible to the pin, keeping the length of leads and traces as short as possible.

A 1 $\mu$ F capacitor from the REF pin (pin 10) to ground is needed for optimum PSRR and internal bias voltage stability.





#### Typical Performance Curves T<sub>A</sub> = +25°C, Unless Otherwise Specified.



#### **Typical Performance Curves**

T<sub>A</sub> = +25°C, Unless Otherwise Specified. (Continued)





500 1k

FREQUENCY (Hz)

2k


5k

200

10k 20k

#### **Typical Performance Curves**

T<sub>A</sub> = +25°C, Unless Otherwise Specified. (Continued)






13


intersil


T<sub>A</sub> = +25°C, Unless Otherwise Specified. (Continued)



### Typical Performance Curves

T<sub>A</sub> = +25°C, Unless Otherwise Specified. (Continued)






### **Die Characteristics**

SUBSTRATE POTENTIAL (POWERED UP):

#### GND

#### PROCESS:

Submicron CMOS








FIGURE 24. POWER DISSIPATION vs OUTPUT POWER

### Thin Quad Flat No-Lead Plastic Package (TQFN) Thin Micro Lead FramePlastic Package (TMLFP)





#### L20.4x4A

20 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE (COMPLIANT TO JEDEC MO-220WGGD-1 ISSUE I)

	MIPLIANT TO JEDEC MO-220WGGD-T 1550E I)				
	MILLIMETERS				
SYMBOL	MIN	NOMINAL	MAX	NOTES	
А	0.70	0.75	0.80	-	
A1	-	0.02	0.05	-	
A2	-	0.55	0.80	9	
A3		0.20 REF		9	
b	0.18	0.25	0.30	5, 8	
D	4.00 BSC			-	
D1	3.75 BSC			9	
D2	1.95	2.10	2.25	7, 8	
E	4.00 BSC			-	
E1	3.75 BSC			9	
E2	1.95	2.10	2.25	7, 8	
е	0.50 BSC			-	
k	0.20	-	-	-	
L	0.35	0.60	0.75	8	
Ν	20			2	
Nd	5			3	
Ne	5			3	
Р	-	-	0.60	9	
θ	-	-	12	9	
Rev. 0 11/0					

NOTES:

- 1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. N is the number of terminals.
- 3. Nd and Ne refer to the number of terminals on each D and E.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
- 8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
- 9. Features and dimensions A2, A3, D1, E1, P & 0 are present when Anvil singulation method is used and not present for saw singulation.

FOR ODD TERMINAL/SIDE All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9001 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com