


## Low voltage 16-bit constant current LED sink driver with auto power saving

Datasheet - production data



### Description

The STP16CPS05 is a monolithic, low voltage, low current power 16-bit shift register designed for LED panel displays. The STP16CPS05 contains a 16-bit serial-in, parallel-out shift register that feeds a 16-bit, D-type storage register. In the output stage, sixteen regulated current sources provide from 5 mA to 100 mA constant current to drive the LEDs. The auto power shut-down and auto power-ON feature allows the device to save power without any external intervention. The output current setup time is 40 ns (typ), thus improving the system performance. The LEDs' brightness can be controlled by using an external resistor to adjust the STP16CPS05 output current. The STP16CPS05 guarantees a 20 V output driving capability, allowing users to connect more LEDs in series. The high clock frequency, 30 MHz, makes the device suitable for high data rate transmission. The 3.3 V voltage supply is useful in applications that interface with a 3.3 V microcontroller.

### Features

- Low voltage power supply down to 3 V
- 16 constant current output channels
- Adjustable output current through external resistor
- Serial data IN / parallel data OUT
- Auto power-saving feature minimizes the quiescent current if no active data is detected on the latches
- Can be driven by a 3.3 V microcontroller
- Output current: 5-100 mA
- Max clock frequency 30 MHz
- ESD protection 2.5 kV HBM, 200 V MM

**Table 1. Device summary**

Order codes	Package	Packaging
STP16CPS05MTR	SO-24	1000 parts per reel
STP16CPS05TTR	TSSOP24	2500 parts per reel
STP16CPS05XTTR	TSSOP24 Exposed Pad	2500 parts per reel
STP16CPS05PTR	QSOP-24	2500 parts per reel

# Contents

- 1      Summary description ..... 3**
  - 1.1    Pin connection and description ..... 3
  
- 2      Electrical ratings ..... 5**
  - 2.1    Absolute maximum ratings ..... 5
  - 2.2    Thermal data ..... 5
  - 2.3    Recommended operating conditions ..... 6
  
- 3      Electrical characteristics ..... 7**
  
- 4      Equivalent circuit and outputs ..... 9**
  
- 5      Timing diagrams ..... 11**
  
- 6      Typical characteristics ..... 14**
  
- 7      Test circuit ..... 18**
  
- 8      Package mechanical data ..... 20**
  
- 9      Packaging mechanical data ..... 27**
  
- 10     Revision history ..... 29**




# 1 Summary description

**Table 2. Typical current accuracy**

Output voltage	Current accuracy		Output current	V <sub>DD</sub>	Temperature
	Between bits	Between ICs			
≥ 1.3 V	± 1.5 %	± 5 %	≥ 20 to 100 mA	3.3 V to 5 V	25 °C

## 1.1 Pin connection and description

**Figure 1. Pin connection**



*Note:* The exposed pad should be electrically connected to a metal land electrically isolated or connected to GND

**Table 3. Pin description**

Pin N°	Symbol	Name and function
1	GND	Ground terminal
2	SDI	Serial data input terminal
3	CLK	Clock input terminal
4	LE	Latch input terminal
5-20	OUT 0-15	Output terminal
21	OE	Input terminal of output enable (active low)
22	SDO	Serial data out terminal

Table 3. Pin description (continued)

Pin N°	Symbol	Name and function
23	R-EXT	Input terminal of an external resistor for constant current programming
24	V <sub>DD</sub>	Supply voltage terminal

## 2 Electrical ratings

### 2.1 Absolute maximum ratings

Stressing the device above the rating listed in the “absolute maximum ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**Table 4. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{DD}$	Supply voltage	0 to 7	V
$V_O$	Output voltage	-0.5 to 20	V
$I_O$	Output current	100	mA
$V_I$	Input voltage	-0.4 to $V_{DD}$	V
$I_{GND}$	GND terminal current	1600	mA
$f_{CLK}$	Clock frequency	50	MHz
$T_J$	Junction temperature range <sup>(1)</sup>	-40 to +170	°C

1. Such absolute value is achieved according the thermal shutdown

### 2.2 Thermal data

**Table 5. Thermal data**

Symbol	Parameter	Value	Unit	
$T_{OPR}$	Operating temperature range	-40 to +125	°C	
$T_{STG}$	Storage temperature range	-55 to +150	°C	
$R_{thJA}$	Thermal resistance junction <sup>(1)</sup>	SO-24	42.7	°C/W
		TSSOP24	55	°C/W
		TSSOP24 <sup>(2)</sup> Exposed Pad	37.5	°C/W
		QSOP-24	55	°C/W

1. According to jedec standard 51-7B

2. The exposed pad should be soldered directly to the PCB to realize the thermal benefits.

## 2.3 Recommended operating conditions

Table 6. Recommended operating conditions at 25 °C

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
$V_{DD}$	Supply voltage		3.0		5.5	V
$V_O$	Output voltage				20	V
$I_O$	Output current	OUTn	5		100	mA
$I_{OH}$	Output current	SERIAL-OUT			+1	mA
$I_{OL}$	Output current	SERIAL-OUT			-1	mA
$V_{IH}$	Input voltage		$0.7V_{DD}$		$V_{DD}$	V
$V_{IL}$	Input voltage		-0.3		$0.3V_{DD}$	V
$t_{wLAT}$	LE pulse width	$V_{DD} = 3.3\text{ V to }5.0\text{ V}$	10			ns
$t_{wCLK}$	CLK pulse width		8			ns
$t_{wEN}$	$\overline{OE}$ pulse width		100			ns
$t_{SETUP(D)}$	Setup time for DATA		14			ns
$t_{HOLD(D)}$	Hold time for DATA		5			ns
$t_{SETUP(L)}$	Setup time for LATCH		15			ns
$f_{CLK}$	Clock frequency	Cascade operation <sup>(1)</sup>			30	MHz

1. If the device is connected in cascade, it may not be possible to achieve the maximum data transfer. Please consider the timings carefully.

### 3 Electrical characteristics

**Table 7. Electrical characteristics ( $V_{DD} = 3.3\text{ V}$  to  $5\text{ V}$ ,  $T = 25\text{ }^{\circ}\text{C}$ , unless otherwise specified)**

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
$V_{IH}$	Input voltage high level		$0.7V_{DD}$		$V_{DD}$	V
$V_{IL}$	Input voltage low level		GND		$0.3V_{DD}$	V
$I_{OH}$	Output leakage current	$V_{OH} = 20\text{ V}$			10	$\mu\text{A}$
$V_{OL}$	Output voltage (Serial-OUT)	$I_{OL} = 1\text{ mA}$			0.4	V
$V_{OH}$	Output voltage (Serial-OUT)	$I_{OH} = -1\text{ mA}$	$V_{DD}-0.4\text{V}$			V
$I_{OL1}$	Output current	$V_O = 0.3\text{ V}$ , $R_{ext} = 3.9\text{ k}\Omega$	4.25	5	5.75	mA
$I_{OL2}$		$V_O = 0.3\text{ V}$ , $R_{ext} = 970\ \Omega$	19	20	21	
$I_{OL3}$		$V_O = 1.3\text{ V}$ , $R_{ext} = 190\ \Omega$	96	100	104	
$\Delta I_{OL1}$	Output current error between bit (All Output ON)	$V_O = 0.3\text{ V}$ , $R_{EXT} = 3.9\text{ k}\Omega$		$\pm 5$	$\pm 8$	%
$\Delta I_{OL2}$		$V_O = 0.3\text{ V}$ , $R_{EXT} = 970\ \Omega$		$\pm 1.5$	$\pm 3$	
$\Delta I_{OL3}$		$V_O = 1.3\text{ V}$ , $R_{EXT} = 190\ \Omega$		$\pm 1.2$	$\pm 3$	
$R_{SIN(up)}$	Pull-up resistor		150	300	600	$\text{k}\Omega$
$R_{SIN(down)}$	Pull-down resistor		100	200	400	$\text{k}\Omega$
$I_{DD(SH)}$	Shut-down current All Latched Data = L	$V_{DD} = 3.3\text{ V}$		120	170	$\mu\text{A}$
		$V_{DD} = 5\text{ V}$		140	200	$\mu\text{A}$
$I_{DD(OFF1)}$	Supply current (OFF)	$R_{EXT} = 970$ OUT 0 to 15 = OFF		5		mA
$I_{DD(OFF2)}$		$R_{EXT} = 240$ OUT 0 to 15 = OFF		12.5		
$I_{DD(ON1)}$	Supply current (ON)	$R_{EXT} = 970$ OUT 0 to 15 = ON		5.5		
$I_{DD(ON2)}$		$R_{EXT} = 240$ OUT 0 to 15 = ON		13		
Thermal	Thermal protection			170		$^{\circ}\text{C}$

**Table 8. Switching characteristics ( $V_{DD} = 3.3$  to  $5$  V,  $T = 25$  °C)**

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit	
$t_{PLH1}$	Propagation delay time, CLK-OUTn, LE = H, $\overline{OE} = L$	$V_{IH} = V_{DD}$ $V_{IL} = GND$ $I_O = 20$ mA $R_{EXT} = 1$ K $\Omega$  $C_L = 10$ pF $V_L = 3.0$ V $R_L = 60$ $\Omega$	$V_{DD} = 3.3$ V		35	55	ns
			$V_{DD} = 5$ V		17.5	26	
$t_{PLH2}$	Propagation delay time, LE-OUTn, $\overline{OE} = L$		$V_{DD} = 3.3$ V		33.5	52	ns
			$V_{DD} = 5$ V		17	20	
$t_{PLH3}$	Propagation delay time, OE-OUTn, LE = H		$V_{DD} = 3.3$ V		53.5	84.5	ns
			$V_{DD} = 5$ V		28.5	40.5	
$t_{PLH}$	Propagation delay time, CLK-SDO		$V_{DD} = 3.3$ V		19	27.5	ns
			$V_{DD} = 5$ V		13	18.5	
$t_{PHL1}$	Propagation delay time, CLK-OUTn, LE = H, $\overline{OE} = L$		$V_{DD} = 3.3$ V		13	19	ns
			$V_{DD} = 5$ V		8.5	12	
$t_{PHL2}$	Propagation delay time, LE-OUTn, $\overline{OE} = L$		$V_{DD} = 3.3$ V		10	14.5	ns
			$V_{DD} = 5$ V		6.5	9	
$t_{PHL3}$	Propagation delay time, OE-OUTn, LE = H	$V_{DD} = 3.3$ V		10.5	15	ns	
		$V_{DD} = 5$ V		7.5	10.5		
$t_{PHL}$	Propagation delay time, CLK-SDO	$V_{DD} = 3.3$ V		23	33	ns	
		$V_{DD} = 5$ V		15.5	21.5		
$t_{ON}$	Output rise time 10~90 % of voltage waveform	$V_{DD} = 3.3$ V		23.5	31.5	ns	
		$V_{DD} = 5$ V		9	10.5		
$t_{OFF}$	Output fall time 90~10 % of voltage waveform	$V_{DD} = 3.3$ V		4.6	5.5	ns	
		$V_{DD} = 5$ V		3.5	5		
$t_r$	CLK rise time <sup>(1)</sup>				5000	ns	
$t_f$	CLK fall time <sup>(1)</sup>				5000	ns	

1. In order to achieve high cascade data transfer, please consider tr/ff timings carefully.



## 4 Equivalent circuit and outputs

Figure 2.  $\overline{OE}$  terminal




Figure 3. LE terminal




Figure 4. CLK, SDI terminal




Figure 5. SDO terminal





Figure 6. Block diagram




# 5 Timing diagrams

Table 9. Truth table

CLOCK	LE	$\overline{OE}$	SERIAL-IN	$\overline{OUT0}$ ..... $\overline{OUT7}$ ..... $\overline{OUT15}$	SDO
	H	L	Dn	Dn ..... Dn - 7 ..... Dn -15	Dn - 15
	L	L	Dn + 1	No change	Dn - 14
	H	L	Dn + 2	Dn + 2 ..... Dn - 5 ..... Dn -13	Dn - 13
	X	L	Dn + 3	Dn + 2 ..... Dn - 5 ..... Dn -13	Dn - 13
	X	H	Dn + 3	OFF	Dn - 13

Note:  $OUTn = ON$  when  $Dn = H$   $OUTn = OFF$  when  $Dn = L$

Figure 7. Timing diagram



- Note:
- 1 Latch and output enable terminals are Level-sensitive and are not synchronized with rising or falling edge of CLK signal
  - 2 When LE terminal is at low level, the latch circuit holds previous set of data
  - 3 When LE terminal is at high level, the latch circuit refreshes new set of data from SDI chain
  - 4 When  $\overline{OE}$  is at low level the output terminals Out 0 to Out 15 respond to data in the latch circuits, either '1' for ON or '0' for OFF.
  - 5 When  $\overline{OE}$  is at high level, all output terminals are switched OFF.

**Table 10. Enable IO: shut-down truth table**

CLOCK	LE	SDI <sub>0</sub> ..... SDI <sub>7</sub> ..... SDI <sub>15</sub>	SH	Auto Power-up	OUTn
	H	All = L	Active	Not active	OFF
	L	No change	No change	No change	No change
	H	One or more = H	Not active	Active	X

Note: At the power-up the device starts in shut-down mode.

**Figure 8. Clock, serial-in, serial-out**




Figure 9. Clock, serial-in, latch, enable, outputs





Figure 10. Outputs



## 6 Typical characteristics

Figure 11. Output current- $R_{EXT}$  resistor




Table 11. Output current- $R_{EXT}$  resistor

$R_{ext}$ ( $\Omega$ )	Output current (mA)
976	20
780	25
652	30
560	35
488	40
433	45
389	50
354	55
325	60
300	65
278	70
259	75
241	80
229	85
215	90

Figure 12. Output current vs  $\pm \Delta I_{OL}(\%)$




Figure 13.  $I_{SET}$  vs drop out voltage ( $V_{drop}$ )




Figure 14. I<sub>DD</sub> ON/OFF






Figure 15. Auto power saving



Note: Auto power-saving feature minimizes the quiescent current if no active data is detected on the latches and auto-power-up the device at fist active data latched.



Figure 16. First output ON after switching from auto power saving to normal mode operating condition



Note: When the device goes from auto power saving to normal operative condition, the first output that switch ON shows TON condition as seen in the plot above.

# 7 Test circuit

Figure 17. DC characteristic




Figure 18. AC characteristic





Figure 19. Typical application schematic



Note:  $V_L$  will be determined by the  $V_F$  of the LEDs

Table 12. Turn ON output current characteristics (1)





Table 13. Turn OFF output current characteristics (2)



1. Reference level for the  $T_{ON}$  characteristics is 50% of OE signal to 90% of output current
2. Reference level for the  $T_{OFF}$  characteristics is 50% of OE signal to 10% of output current

## 8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

Figure 20. QSOP-24 package dimensions




Table 14. QSOP-24 mechanical data

Dim.	mm.		
	Min	Typ	Max
A	1.54	1.62	1.73
A1	0.1	0.15	0.25
A2		1.47	
b	0.31	0.2	
c	0.254	0.17	
D	8.56	8.66	8.76
E	5.8	6	6.2
E1	3.8	3.91	4.01
e		0.635	
L	0.4	0.635	0.89
h	0.25	0.33	0.41
<	8°	0°	

Figure 21. TSSOP24 package dimensions




Table 15. TSSOP24 mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A			1.1
A1	0.05		0.15
A2		0.9	
b	0.19		0.30
c	0.09		0.20
D	7.7		7.9
E	4.3		4.5
e		0.65 BSC	
H	6.25		6.5
K	0°		8°
L	0.50		0.70

Figure 22. SO-24 package dimensions




Table 16. SO-24 mechanical data

Dim.	mm.		
	Min	Typ	Max
A			2.65
a1	0.1		0.2
a2			2.45
b	0.35		0.49
b1	0.23		0.32
C		0.5	
c1	45°(typ.)		
D	15.20		15.60
E	10.00		10.65
e		1.27	
e3		13.97	
F	7.40		7.60
L	0.50		1.27
S	°(max.) 8		



Figure 23. TSSOP24 exposed pad dimensions




Table 17. TSSOP24 exposed pad mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A			1.20
A1			0.15
A2	0.80	1.00	1.05
b	0.19		0.30
c	0.09		0.20
D	7.70	7.80	7.90
D1	4.80	5.00	5.2
E	6.20	6.40	6.60
E1	4.30	4.40	4.50
E2	3.00	3.20	3.40
e		0.65	
L	0.45	0.60	0.75
L1		1.00	
k	0		8
aaa			0.10

## 9 Packaging mechanical data

Figure 24. TSSOP24, TSSOP24 exposed pad and SO-24 reel dimensions




Table 18. TSSOP24 and TSSOP24 exposed pad tape and reel mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A		-	330
C	12.8	-	13.2
D	20.2	-	
N	60	-	
T		-	22.4
Ao	6.8	-	7
Bo	8.2	-	8.4
Ko	1.7	-	1.9
Po	3.9	-	4.1
P	11.9	-	12.1

Table 19. SO-24 tape and reel mechanical data

Dim.	mm.		
	Min	Typ	Max
A		-	330
C	12.8	-	13.2
D	20.2	-	
N	60	-	
T		-	30.4
Ao	10.8	-	11.0
Bo	15.7	-	15.9
Ko	2.9	-	3.1
Po	3.9	-	4.1
P	11.9	-	12.1

## 10 Revision history

**Table 20. Document revision history**

Date	Revision	Changes
28-Jul-2006	1	First release
22-Dec-2006	2	Final datasheet
17-May-2007	3	Updated <a href="#">Table 8 on page 8</a>
10-Jul-2007	4	Updated <a href="#">Table 9: Truth table on page 11</a>
28-Feb-2008	5	Updated <a href="#">Table 19: TSSOP24 exposed pad on page 25</a> Added QSOP-24 package information <a href="#">Table 14</a> and <a href="#">Figure 20 on page 21</a>
19-Jan-2010	6	Updated <a href="#">Table 6 on page 6</a>
17-Jun-2014	7	Updated <a href="#">Section 8: Package mechanical data</a> . Added <a href="#">Section 9: Packaging mechanical data</a> . Minor text changes.

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)