

## ADS54J20 双通道 12 位、1.0GSPS 模数转换器

### 1 特性

- 12 位分辨率、双通道、1GSPS 模数转换器 (ADC)
- 噪底:  $-157\text{dBFS/Hz}$
- 频谱性能 ( $-1\text{dBFS}$  时的  $f_{\text{IN}} = 170\text{MHz}$ ):
  - SNR:  $67.8\text{dBFS}$
  - NSD:  $-155\text{dBFS/Hz}$
  - 无杂散动态范围 (SFDR):  $86\text{dBc}$  (包括交错音调)
  - SFDR:  $89\text{dBc}$  (不包括 HD2、HD3 和交错音调)
- 频谱性能 ( $-1\text{dBFS}$  时的  $f_{\text{IN}} = 350\text{MHz}$ ):
  - SNR:  $65.6\text{dBFS}$
  - NSD:  $-152.6\text{dBFS/Hz}$
  - SFDR:  $75\text{dBc}$
  - SFDR:  $85\text{dBc}$  (不包括 HD2、HD3 和交错音调)
- 通道隔离:  $f_{\text{IN}} = 170\text{MHz}$  时为  $100\text{dBc}$
- 输入满量程:  $1.9 V_{\text{PP}}$
- 输入带宽 (3dB):  $1.2\text{GHz}$
- 片上抖动
- 集成宽带数字下变频器 (DDC) 模块
- 支持 JESD204B 子类 1 接口:
  - $10\text{Gbps}$  时每个 ADC 2 条通道
  - $5.0\text{Gbps}$  时每个 ADC 4 条通道
  - 支持多芯片同步
- 功耗:  $1\text{GSPS}$  时为  $1.35\text{W}/\text{通道}$
- 封装: 72 引脚超薄型四方扁平无引线 ( $10\text{mm} \times 10\text{mm}$ )

### 2 应用

- 雷达和天线阵列
- 无线宽带
- 电缆 CMTS、DOCSIS 3.1 接收器
- 通信测试设备
- 微波接收器
- 软件定义无线电 (SDR)
- 数字转换器
- 医疗成像和诊断功能

### 3 说明

ADS54J20 是一款低功耗、高带宽、12 位、1.0GSPS 双通道模数转换器 (ADC)。该器件经设计具有高 SNR，可提供  $-157\text{dBFS/Hz}$  的噪底，从而协助应用在宽瞬时带宽内实现最高动态范围。该器件支持 JESD204B 串行接口，数据传输速率高达  $10\text{Gbps}$ ，每个 ADC 可支持 2 或 4 条通道。经缓冲的模拟输入可在较宽频率范围内提供统一输入阻抗并最大程度地降低采样和保持毛刺脉冲能量。可选择将每条 ADC 通道与宽带数字下变频器 (DDC) 模块相连。ADS54J20 以超低功耗在宽输入频率范围内提供出色的无杂散动态范围 (SFDR)。


JESD204B 接口减少了接口线路数，从而实现高系统集成度。内部锁相环 (PLL) 会将 ADC 采样时钟加倍，以获得对各通道的 12 位数据进行串行化所使用的位时钟。

#### 器件信息

| 器件编号     | 封装        | 封装尺寸 (标称值)                             |
|----------|-----------|--|
| ADS54J20 | VQFN (72) | $10.00\text{mm} \times 10.00\text{mm}$ |

(1) 要了解所有可用封装，请参见数据表末尾的可订购产品附录。

#### 170MHz 输入信号的快速傅立叶变换 (FFT)



## 目录

|          |  |           |           |   |           |
|----------|--|-----------|-----------|---|-----------|
| <b>1</b> | 特性 .....                                     | <b>1</b>  | 8.3       | Feature Description .....                   | <b>25</b> |
| <b>2</b> | 应用 .....                                     | <b>1</b>  | 8.4       | Device Functional Modes .....               | <b>33</b> |
| <b>3</b> | 说明 .....                                     | <b>1</b>  | 8.5       | Register Maps .....                         | <b>44</b> |
| <b>4</b> | 修订历史记录 .....                                 | <b>2</b>  | <b>9</b>  | <b>Application and Implementation</b> ..... | <b>68</b> |
| <b>5</b> | <b>Device Comparison Table</b> .....         | <b>3</b>  | 9.1       | Application Information .....               | <b>68</b> |
| <b>6</b> | <b>Pin Configuration and Functions</b> ..... | <b>3</b>  | 9.2       | Typical Application .....                   | <b>73</b> |
| <b>7</b> | <b>Specifications</b> .....                  | <b>5</b>  | <b>10</b> | <b>Power Supply Recommendations</b> .....   | <b>75</b> |
| 7.1      | Absolute Maximum Ratings .....               | <b>5</b>  | 10.1      | Power Sequencing and Initialization .....   | <b>76</b> |
| 7.2      | ESD Ratings .....                            | <b>5</b>  | <b>11</b> | <b>Layout</b> .....                         | <b>77</b> |
| 7.3      | Recommended Operating Conditions .....       | <b>6</b>  | 11.1      | Layout Guidelines .....                     | <b>77</b> |
| 7.4      | Thermal Information .....                    | <b>6</b>  | 11.2      | Layout Example .....                        | <b>78</b> |
| 7.5      | Electrical Characteristics .....             | <b>7</b>  | <b>12</b> | <b>器件和文档支持</b> .....                        | <b>79</b> |
| 7.6      | AC Characteristics .....                     | <b>8</b>  | 12.1      | 文档支持 .....                                  | <b>79</b> |
| 7.7      | Digital Characteristics .....                | <b>11</b> | 12.2      | 接收文档更新通知 .....                              | <b>79</b> |
| 7.8      | Timing Characteristics .....                 | <b>12</b> | 12.3      | 社区资源 .....                                  | <b>79</b> |
| 7.9      | Typical Characteristics .....                | <b>14</b> | 12.4      | 商标 .....                                    | <b>79</b> |
| 7.10     | Typical Characteristics: Contour .....       | <b>23</b> | 12.5      | 静电放电警告 .....                                | <b>79</b> |
| <b>8</b> | <b>Detailed Description</b> .....            | <b>24</b> | 12.6      | Glossary .....                              | <b>79</b> |
| 8.1      | Overview .....                               | <b>24</b> | <b>13</b> | <b>机械、封装和可订购信息</b> .....                    | <b>79</b> |
| 8.2      | Functional Block Diagram .....               | <b>24</b> |           |   |           |

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。


| <b>Changes from Revision A (May 2016) to Revision B</b>                             | <b>Page</b> |
|---|-------------|
| • Changed the <i>Device Comparison Table</i> .....                                  | <b>3</b>    |
| • Added the FOVR latency parameter to the <i>Timing Characteristics</i> table ..... | <b>12</b>   |
| • Added <i>SYSREF Not Present (Subclass 0, 2)</i> section .....                     | <b>30</b>   |
| • Changed the number of clock cycles in the <i>Fast OVR</i> section .....           | <b>31</b>   |
| • Changed the <i>Register Map</i> .....   | <b>45</b>   |
| • Deleted register 39h, 3Ah, and 56h .....  | <b>45</b>   |
| • Changed <i>Power Supply Recommendations</i> section .....                         | <b>75</b>   |
| • Added the <i>Power Sequencing and Initialization</i> section .....                | <b>76</b>   |
| • 已添加 接收文档更新通知部分 .....  | <b>79</b>   |

| <b>Changes from Original (May 2016) to Revision A</b> | <b>Page</b> |
|---|-------------|
| • 已发布为“量产数据” .....                                    | <b>1</b>    |

## 5 Device Comparison Table

| PART NUMBER | SPEED GRADE (MSPS) | RESOLUTION (Bits) | CHANNEL |
|-------------|--------------------|-------------------|---------|
| ADS54J20    | 1000               | 12                | 2       |
| ADS54J42    | 625                | 14                | 2       |
| ADS54J40    | 1000               | 14                | 2       |
| ADS54J60    | 1000               | 16                | 2       |
| ADS54J66    | 500                | 14                | 4       |
| ADS54J69    | 500                | 16                | 2       |

## 6 Pin Configuration and Functions



### Pin Functions

| PIN                       |   | I/O | DESCRIPTION   |
|---------------------------|---|-----|---|
| NAME                      | NO.   |     |   |
| <b>CLOCK, SYSREF</b>      |   |     |   |
| CLKINM                    | 28  | I   | Negative differential clock input for the ADC   |
| CLKINP                    | 27  | I   | Positive differential clock input for the ADC   |
| SYSREFM                   | 34  | I   | Negative external SYSREF input  |
| SYSREFP                   | 33  | I   | Positive external SYSREF input  |
| <b>CONTROL, SERIAL</b>    |   |     |   |
| PDN                       | 50  | I/O | Power-down. Can be configured via an SPI register setting. Can be configured as a fast overrange output for channel A via the SPI.  |
| RESET                     | 48  | I   | Hardware reset; active high. This pin has an internal 20-k $\Omega$ pulldown resistor.  |
| SCLK                      | 6   | I   | Serial interface clock input  |
| SDIN                      | 5   | I   | Serial interface data input   |
| SDOUT                     | 11  | O   | Serial interface data output. Can be configured as a fast overrange output for channel B via the SPI.   |
| SEN                       | 7   | I   | Serial interface enable   |
| <b>DATA INTERFACE</b>     |   |     |   |
| DA0M                      | 62  | O   | JESD204B serial data negative output for channel A  |
| DA1M                      | 59  | O   |   |
| DA2M                      | 56  | O   |   |
| DA3M                      | 54  | O   |   |
| DA0P                      | 61  | O   | JESD204B serial data positive output for channel A  |
| DA1P                      | 58  | O   |   |
| DA2P                      | 55  | O   |   |
| DA3P                      | 53  | O   |   |
| DB0M                      | 65  | O   | JESD204B serial data negative output for channel B  |
| DB1M                      | 68  | O   |   |
| DB2M                      | 71  | O   |   |
| DB3M                      | 1   | O   |   |
| DB0P                      | 66  | O   | JESD204B serial data positive output for channel B  |
| DB1P                      | 69  | O   |   |
| DB2P                      | 72  | O   |   |
| DB3P                      | 2   | O   |   |
| SYN $\bar{C}$             | 63  | I   | Synchronization input for the JESD204B port   |
| <b>INPUT, COMMON MODE</b> |   |     |   |
| INAM                      | 41  | I   | Differential analog negative input for channel A  |
| INAP                      | 42  | I   | Differential analog positive input for channel A  |
| INBM                      | 14  | I   | Differential analog negative input for channel B  |
| INBP                      | 13  | I   | Differential analog positive input for channel B  |
| VCM                       | 22  | O   | Common-mode voltage, 2.1 V.<br>Note that analog inputs are internally biased to this pin through 600 $\Omega$ (effective), no external connection from the VCM pin to the INxP or INxM pin is required. |
| <b>POWER SUPPLY</b>       |   |     |   |
| AGND                      | 18, 23, 26, 29, 32, 36, 37                    | I   | Analog ground   |
| AVDD                      | 9, 12, 15, 17, 25, 30, 35, 38, 40, 43, 44, 46 | I   | Analog 1.9-V power supply   |
| AVDD3V                    | 10, 16, 24, 31, 39, 45                        | I   | Analog 3.0-V power supply for the analog buffer   |
| DGND                      | 3, 52, 60, 67                                 | I   | Digital ground  |
| DVDD                      | 8, 47   | I   | Digital 1.9-V power supply  |
| IOVDD                     | 4, 51, 57, 64, 70                             | I   | Digital 1.15-V power supply for the JESD204B transmitter  |
| <b>NC, RES</b>            |   |     |   |
| NC                        | 19, 20, 21                                    | —   | Unused pin, do not connect  |
| RES                       | 49  | I   | Reserved pin. Connect to DGND.  |

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                                       |  | MIN  | MAX        | UNIT |
|---------------------------------------|--|------|------------|------|
| Supply voltage range                  | AVDD3V   | -0.3 | 3.6        | V    |
|                                       | AVDD   | -0.3 | 2.1        |      |
|                                       | DVDD   | -0.3 | 2.1        |      |
|                                       | IOVDD  | -0.2 | 1.4        |      |
| Voltage between AGND and DGND         |  | -0.3 | 0.3        | V    |
| Voltage applied to input pins         | INAP, INBP, INAM, INBM                                 | -0.3 | 3          | V    |
|                                       | CLKINP, CLKINM   | -0.3 | AVDD + 0.3 |      |
|                                       | SYSREFP, SYSREFM                                       | -0.3 | AVDD + 0.3 |      |
|                                       | SCLK, SEN, SDIN, RESET, $\overline{\text{SYNC}}$ , PDN | -0.2 | 2.1        |      |
| Storage temperature, T <sub>stg</sub> |  | -65  | 150        | °C   |

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

|                    |                         | VALUE  | UNIT  |
|--------------------|-------------------------|--|-------|
| V <sub>(ESD)</sub> | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | ±1000 |
|                    |                         | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±500  |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V HBM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

 over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

|                               |  | MIN                   | NOM  | MAX  | UNIT            |    |
|-------------------------------|--|-----------------------|------|------|-----------------|----|
| Supply voltage range          | AVDD3V   | 2.85                  | 3.0  | 3.6  | V               |    |
|                               | AVDD   | 1.8                   | 1.9  | 2.0  |                 |    |
|                               | DVDD   | 1.7                   | 1.9  | 2.0  |                 |    |
|                               | IOVDD  | 1.1                   | 1.15 | 1.2  |                 |    |
| Analog inputs                 | Differential input voltage range   | 1.9                   |      |      | V <sub>PP</sub> |    |
|                               | Input common-mode voltage  | 2.0                   |      |      | V               |    |
|                               | Maximum analog input frequency for a 1.9-V <sub>PP</sub> input amplitude <sup>(3)(4)</sup> | 400                   |      |      | MHz             |    |
| Clock inputs                  | Input clock frequency, device clock frequency  | 250 <sup>(5)</sup>    |      | 1000 | MHz             |    |
|                               | Input clock amplitude differential (V <sub>CLKP</sub> – V <sub>CLKM</sub> )                | Sine wave, ac-coupled | 0.75 | 1.5  | V <sub>PP</sub> |    |
|                               |  | LVPECL, ac-coupled    | 0.8  | 1.6  |                 |    |
|                               |  | LVDS, ac-coupled      | 0.7  |      |                 |    |
| Input device clock duty cycle | 45%  | 50%                   | 55%  |      |                 |    |
| Temperature                   | Operating free-air, T <sub>A</sub>   | –40                   |      |      | 85              | °C |
|                               | Operating junction, T <sub>J</sub>   | 105 <sup>(6)</sup>    |      | 125  |                 |    |

- (1) SYSREF must be applied for the device to initialize; see the [SYSREF Signal](#) section for details.
- (2) After power-up, always use a hardware reset to reset the device for the first time; see [Table 65](#) for details.
- (3) Operating 0.5 dB below the maximum-supported amplitude is recommended to accommodate gain mismatch in interleaving ADCs.
- (4) At high frequencies, the maximum supported input amplitude reduces; see [Figure 36](#) for details.
- (5) See [Table 10](#) and [Table 12](#).
- (6) Prolonged use above the nominal junction temperature can increase the device failure-in-time (FIT) rate.

### 7.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |  | ADS54J20                 | UNIT |
|-------------------------------|--|--------------------------|------|
|                               |  | RMP (VQFN <sup>®</sup> ) |      |
|                               |  | 72 PINS                  |      |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance       | 22.3                     | °C/W |
| R <sub>θJC(top)</sub>         | Junction-to-case (top) thermal resistance    | 5.1                      | °C/W |
| R <sub>θJB</sub>              | Junction-to-board thermal resistance         | 2.4                      | °C/W |
| ψ <sub>JT</sub>               | Junction-to-top characterization parameter   | 0.1                      | °C/W |
| ψ <sub>JB</sub>               | Junction-to-board characterization parameter | 2.3                      | °C/W |
| R <sub>θJC(bot)</sub>         | Junction-to-case (bottom) thermal resistance | 0.4                      | °C/W |

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 7.5 Electrical Characteristics

typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = +85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)

| PARAMETER                                     |  | TEST CONDITIONS  | MIN  | TYP  | MAX  | UNIT            |
|---|--|--|------|------|------|-----------------|
| <b>GENERAL</b>                                |  |  |      |      |      |                 |
|   | ADC sampling rate                      |  |      |      | 1000 | MSPS            |
|   | Resolution                             |  | 12   |      |      | Bits            |
| <b>POWER SUPPLIES</b>                         |  |  |      |      |      |                 |
| AVDD3V  | 3.0-V analog supply                    |  | 2.85 | 3.0  | 3.6  | V               |
| AVDD  | 1.9-V analog supply                    |  | 1.8  | 1.9  | 2.0  | V               |
| DVDD  | 1.9-V digital supply                   |  | 1.7  | 1.9  | 2.0  | V               |
| IOVDD   | 1.15-V SerDes supply                   |  | 1.1  | 1.15 | 1.2  | V               |
| $I_{\text{AVDD3V}}$                           | 3.0-V analog supply current            | $V_{\text{IN}} = \text{full-scale on both channels}$                             |      | 334  | 360  | mA              |
| $I_{\text{AVDD}}$                             | 1.9-V analog supply current            | $V_{\text{IN}} = \text{full-scale on both channels}$                             |      | 359  | 510  | mA              |
| $I_{\text{DVDD}}$                             | 1.9-V digital supply current           | 8 lanes active (LMFS = 8224)   |      | 197  | 260  | mA              |
|   |  | 4 lanes active (LMFS = 4222), 2X decimation                                      |      | 197  |      | mA              |
|   |  | 2 lanes active (LMFS = 2221), 4X decimation                                      |      | 176  |      | mA              |
| $I_{\text{IOVDD}}$                            | 1.15-V SerDes supply current           | 8 lanes active (LMFS = 8224)   |      | 566  | 920  | mA              |
|   |  | 4 lanes active (LMFS = 4222), 2X decimation                                      |      | 593  |      | mA              |
|   |  | 2 lanes active (LMFS = 2221), 4X decimation                                      |      | 562  |      | mA              |
| $P_{\text{D}}$                                | Total power dissipation <sup>(1)</sup> | 8 lanes active (LMFS = 8224)   |      | 2.71 | 3.1  | W               |
|   |  | 4 lanes active (LMFS = 4222), 2X decimation                                      |      | 2.74 |      | W               |
|   |  | 2 lanes active (LMFS = 2221), 4X decimation                                      |      | 2.66 |      | W               |
|   | Global power-down power dissipation    |  |      | 139  | 315  | mW              |
| <b>ANALOG INPUTS (INAP, INAM, INBP, INBM)</b> |  |  |      |      |      |                 |
|   | Differential input full-scale voltage  |  |      | 1.9  |      | $V_{\text{PP}}$ |
| $V_{\text{IC}}$                               | Common-mode input voltage              |  |      | 2.0  |      | V               |
| $R_{\text{IN}}$                               | Differential input resistance          | At 170-MHz input frequency   |      | 0.6  |      | k $\Omega$      |
| $C_{\text{IN}}$                               | Differential input capacitance         | At 170-MHz input frequency   |      | 4.7  |      | pF              |
|   | Analog input bandwidth (3 dB)          | 50- $\Omega$ source driving ADC inputs terminated with 50 $\Omega$               |      | 1.2  |      | GHz             |
| <b>CLOCK INPUT (CLKINP, CLKINM)</b>           |  |  |      |      |      |                 |
|   | Internal clock biasing                 | CLKINP and CLKINM are connected to internal biasing voltage through 400 $\Omega$ |      | 1.15 |      | V               |

(1) See the [Power-Down Mode](#) section for details.

## 7.6 AC Characteristics

typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = +85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input amplitude, and 0-dB digital gain (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS  | MIN  | TYP   | MAX            | UNIT    |
|-----------|--|--|--|-------|----------------|---------|
| SNR       | Signal-to-noise ratio                            | $f_{\text{IN}} = 10 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$  |  | 68.4  |                | dBFS    |
|           |  | $f_{\text{IN}} = 100 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$ |  | 68.3  |                |         |
|           |  | $f_{\text{IN}} = 170 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$ | 64   | 67.8  |                |         |
|           |  | $f_{\text{IN}} = 230 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$ |  | 67.4  |                |         |
|           |  | $f_{\text{IN}} = 270 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$ |  | 67.0  |                |         |
|           |  | $f_{\text{IN}} = 300 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$ |  | 66.7  |                |         |
|           |  | $f_{\text{IN}} = 370 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$ |  | 65.8  |                |         |
|           |  | $f_{\text{IN}} = 470 \text{ MHz}, A_{\text{IN}} = -3 \text{ dBFS}$ |  | 66.3  |                |         |
|           |  | $f_{\text{IN}} = 720 \text{ MHz}$                                  | $A_{\text{IN}} = -6 \text{ dBFS}$<br>$A_{\text{IN}} = -6 \text{ dBFS}, \text{gain} = 5 \text{ dB}$ |       | 65.5<br>61.5   |         |
| NSD       | Noise spectral density                           | $f_{\text{IN}} = 10 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$  |  | 155.4 |                | dBFS/Hz |
|           |  | $f_{\text{IN}} = 100 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$ |  | 155.3 |                |         |
|           |  | $f_{\text{IN}} = 170 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$ | 151  | 154.8 |                |         |
|           |  | $f_{\text{IN}} = 230 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$ |  | 154.4 |                |         |
|           |  | $f_{\text{IN}} = 270 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$ |  | 154.0 |                |         |
|           |  | $f_{\text{IN}} = 300 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$ |  | 153.7 |                |         |
|           |  | $f_{\text{IN}} = 370 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$ |  | 152.8 |                |         |
|           |  | $f_{\text{IN}} = 470 \text{ MHz}, A_{\text{IN}} = -3 \text{ dBFS}$ |  | 153.3 |                |         |
|           |  | $f_{\text{IN}} = 720 \text{ MHz}$                                  | $A_{\text{IN}} = -6 \text{ dBFS}$<br>$A_{\text{IN}} = -6 \text{ dBFS}, \text{gain} = 5 \text{ dB}$ |       | 152.5<br>148.5 |         |
| SINAD     | Signal-to-noise and distortion ratio             | $f_{\text{IN}} = 10 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$  |  | 68.3  |                | dBFS    |
|           |  | $f_{\text{IN}} = 100 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$ |  | 68.1  |                |         |
|           |  | $f_{\text{IN}} = 170 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$ | 63.2   | 67.7  |                |         |
|           |  | $f_{\text{IN}} = 230 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$ |  | 67.2  |                |         |
|           |  | $f_{\text{IN}} = 270 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$ |  | 66.7  |                |         |
|           |  | $f_{\text{IN}} = 300 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$ |  | 66.3  |                |         |
|           |  | $f_{\text{IN}} = 370 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$ |  | 65.0  |                |         |
|           |  | $f_{\text{IN}} = 470 \text{ MHz}, A_{\text{IN}} = -3 \text{ dBFS}$ |  | 65.7  |                |         |
|           |  | $f_{\text{IN}} = 720 \text{ MHz}$                                  | $A_{\text{IN}} = -6 \text{ dBFS}$<br>$A_{\text{IN}} = -6 \text{ dBFS}, \text{gain} = 5 \text{ dB}$ |       | 64.7<br>60.8   |         |
| SFDR      | Spurious-free dynamic range (excluding IL spurs) | $f_{\text{IN}} = 10 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$  |  | 85.0  |                | dBc     |
|           |  | $f_{\text{IN}} = 100 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$ |  | 83.0  |                |         |
|           |  | $f_{\text{IN}} = 170 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$ | 74   | 86.0  |                |         |
|           |  | $f_{\text{IN}} = 230 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$ |  | 85.0  |                |         |
|           |  | $f_{\text{IN}} = 270 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$ |  | 81.0  |                |         |
|           |  | $f_{\text{IN}} = 300 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$ |  | 78.0  |                |         |
|           |  | $f_{\text{IN}} = 370 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$ |  | 73.0  |                |         |
|           |  | $f_{\text{IN}} = 470 \text{ MHz}, A_{\text{IN}} = -3 \text{ dBFS}$ |  | 72.0  |                |         |
|           |  | $f_{\text{IN}} = 720 \text{ MHz}$                                  | $A_{\text{IN}} = -6 \text{ dBFS}$<br>$A_{\text{IN}} = -6 \text{ dBFS}, \text{gain} = 5 \text{ dB}$ |       | 68.0<br>69.0   |         |



### AC Characteristics (continued)

typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = +85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle,  $\text{AVDD3V} = 3.0\text{ V}$ ,  $\text{AVDD} = \text{DVDD} = 1.9\text{ V}$ ,  $\text{IOVDD} = 1.15\text{ V}$ ,  $-1\text{-dBFS}$  differential input amplitude, and 0-dB digital gain (unless otherwise noted)

| PARAMETER    |   | TEST CONDITIONS   | MIN  | TYP  | MAX          | UNIT |
|--------------|---|---|--|------|--------------|------|
| HD2          | Second-order harmonic distortion                              | $f_{\text{IN}} = 10\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$  |  | 85.0 |              | dBc  |
|              |   | $f_{\text{IN}} = 100\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$ |  | 90.0 |              |      |
|              |   | $f_{\text{IN}} = 170\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$ | 74   | 92.0 |              |      |
|              |   | $f_{\text{IN}} = 230\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$ |  | 85.0 |              |      |
|              |   | $f_{\text{IN}} = 270\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$ |  | 81.0 |              |      |
|              |   | $f_{\text{IN}} = 300\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$ |  | 81.0 |              |      |
|              |   | $f_{\text{IN}} = 370\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$ |  | 76.0 |              |      |
|              |   | $f_{\text{IN}} = 470\text{ MHz}$ , $A_{\text{IN}} = -3\text{ dBFS}$ |  | 72.0 |              |      |
|              |   | $f_{\text{IN}} = 720\text{ MHz}$                                    | $A_{\text{IN}} = -6\text{ dBFS}$<br>$A_{\text{IN}} = -6\text{ dBFS}$ , gain = 5 dB |      | 68.0<br>69.0 |      |
| HD3          | Third-order harmonic distortion                               | $f_{\text{IN}} = 10\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$  |  | 85.0 |              | dBc  |
|              |   | $f_{\text{IN}} = 100\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$ |  | 83.0 |              |      |
|              |   | $f_{\text{IN}} = 170\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$ | 74   | 86.0 |              |      |
|              |   | $f_{\text{IN}} = 230\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$ |  | 87.0 |              |      |
|              |   | $f_{\text{IN}} = 270\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$ |  | 81.0 |              |      |
|              |   | $f_{\text{IN}} = 300\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$ |  | 78.0 |              |      |
|              |   | $f_{\text{IN}} = 370\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$ |  | 73.0 |              |      |
|              |   | $f_{\text{IN}} = 470\text{ MHz}$ , $A_{\text{IN}} = -3\text{ dBFS}$ |  | 70.0 |              |      |
|              |   | $f_{\text{IN}} = 720\text{ MHz}$                                    | $A_{\text{IN}} = -6\text{ dBFS}$<br>$A_{\text{IN}} = -6\text{ dBFS}$ , gain = 5 dB |      | 77.0<br>79.0 |      |
| Non HD2, HD3 | Spurious-free dynamic range (excluding HD2, HD3, and IL spur) | $f_{\text{IN}} = 10\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$  |  | 94.0 |              | dBFS |
|              |   | $f_{\text{IN}} = 100\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$ |  | 97.0 |              |      |
|              |   | $f_{\text{IN}} = 170\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$ | 77   | 93.0 |              |      |
|              |   | $f_{\text{IN}} = 230\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$ |  | 95.0 |              |      |
|              |   | $f_{\text{IN}} = 270\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$ |  | 95.0 |              |      |
|              |   | $f_{\text{IN}} = 300\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$ |  | 91.0 |              |      |
|              |   | $f_{\text{IN}} = 370\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$ |  | 85.0 |              |      |
|              |   | $f_{\text{IN}} = 470\text{ MHz}$ , $A_{\text{IN}} = -3\text{ dBFS}$ |  | 88.0 |              |      |
|              |   | $f_{\text{IN}} = 720\text{ MHz}$                                    | $A_{\text{IN}} = -6\text{ dBFS}$<br>$A_{\text{IN}} = -6\text{ dBFS}$ , gain = 5 dB |      | 80.0<br>83.0 |      |
| ENOB         | Effective number of bits                                      | $f_{\text{IN}} = 10\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$  |  | 11.1 |              | Bits |
|              |   | $f_{\text{IN}} = 100\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$ |  | 11.0 |              |      |
|              |   | $f_{\text{IN}} = 170\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$ | 10.2   | 11.0 |              |      |
|              |   | $f_{\text{IN}} = 230\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$ |  | 10.9 |              |      |
|              |   | $f_{\text{IN}} = 270\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$ |  | 10.8 |              |      |
|              |   | $f_{\text{IN}} = 300\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$ |  | 10.7 |              |      |
|              |   | $f_{\text{IN}} = 370\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$ |  | 10.5 |              |      |
|              |   | $f_{\text{IN}} = 470\text{ MHz}$ , $A_{\text{IN}} = -3\text{ dBFS}$ |  | 10.6 |              |      |
|              |   | $f_{\text{IN}} = 720\text{ MHz}$                                    | $A_{\text{IN}} = -6\text{ dBFS}$<br>$A_{\text{IN}} = -6\text{ dBFS}$ , gain = 5 dB |      | 10.5<br>9.8  |      |

**AC Characteristics (continued)**

typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = +85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle,  $\text{AVDD3V} = 3.0\text{ V}$ ,  $\text{AVDD} = \text{DVDD} = 1.9\text{ V}$ ,  $\text{IOVDD} = 1.15\text{ V}$ ,  $-1\text{-dBFS}$  differential input amplitude, and 0-dB digital gain (unless otherwise noted)

| PARAMETER                                   |  | TEST CONDITIONS   | MIN  | TYP  | MAX          | UNIT |
|---|--|---|--|------|--------------|------|
| THD   | Total harmonic distortion                        | $f_{\text{IN}} = 10\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$  |  | 82.0 |              | dBc  |
|   |  | $f_{\text{IN}} = 100\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$   |  | 80.0 |              |      |
|   |  | $f_{\text{IN}} = 170\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$   | 72   | 83.0 |              |      |
|   |  | $f_{\text{IN}} = 230\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$   |  | 82.0 |              |      |
|   |  | $f_{\text{IN}} = 270\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$   |  | 78.0 |              |      |
|   |  | $f_{\text{IN}} = 300\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$   |  | 75.0 |              |      |
|   |  | $f_{\text{IN}} = 370\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$   |  | 70.0 |              |      |
|   |  | $f_{\text{IN}} = 470\text{ MHz}$ , $A_{\text{IN}} = -3\text{ dBFS}$   |  | 71.0 |              |      |
|   |  | $f_{\text{IN}} = 720\text{ MHz}$  | $A_{\text{IN}} = -6\text{ dBFS}$<br>$A_{\text{IN}} = -6\text{ dBFS}$ , gain = 5 dB |      | 67.0<br>69.0 |      |
| SFDR_IL                                     | Interleaving spur                                | $f_{\text{IN}} = 10\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$  |  | 84.0 |              | dBc  |
|   |  | $f_{\text{IN}} = 100\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$   |  | 85.0 |              |      |
|   |  | $f_{\text{IN}} = 170\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$   | 69   | 84.0 |              |      |
|   |  | $f_{\text{IN}} = 230\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$   |  | 83.0 |              |      |
|   |  | $f_{\text{IN}} = 270\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$   |  | 82.0 |              |      |
|   |  | $f_{\text{IN}} = 300\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$   |  | 81.0 |              |      |
|   |  | $f_{\text{IN}} = 370\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$   |  | 81.0 |              |      |
|   |  | $f_{\text{IN}} = 470\text{ MHz}$ , $A_{\text{IN}} = -3\text{ dBFS}$   |  | 78.0 |              |      |
|   |  | $f_{\text{IN}} = 720\text{ MHz}$  | $A_{\text{IN}} = -6\text{ dBFS}$<br>$A_{\text{IN}} = -6\text{ dBFS}$ , gain = 5 dB |      | 79.0<br>82.0 |      |
| IMD3  | Two-tone, third-order intermodulation distortion | $f_{\text{IN1}} = 185\text{ MHz}$ , $f_{\text{IN2}} = 190\text{ MHz}$ ,<br>$A_{\text{IN}} = -7\text{ dBFS}$ |  | 85   |              | dBFS |
|   |  | $f_{\text{IN1}} = 365\text{ MHz}$ , $f_{\text{IN2}} = 370\text{ MHz}$ ,<br>$A_{\text{IN}} = -7\text{ dBFS}$ |  | 79   |              |      |
|   |  | $f_{\text{IN1}} = 465\text{ MHz}$ , $f_{\text{IN2}} = 470\text{ MHz}$ ,<br>$A_{\text{IN}} = -7\text{ dBFS}$ |  | 75   |              |      |
| Crosstalk isolation between channel A and B |  | Full-scale, 170-MHz signal on aggressor, idle channel is victim   |  | 100  |              | dB   |

## 7.7 Digital Characteristics

typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = +85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle,  $\text{AVDD3V} = 3.0\text{ V}$ ,  $\text{AVDD} = \text{DVDD} = 1.9\text{ V}$ ,  $\text{IOVDD} = 1.15\text{ V}$ ,  $-1\text{-dBFS}$  differential input, and  $0\text{-dB}$  digital gain (unless otherwise noted)

| PARAMETER  |   | TEST CONDITIONS  | MIN                 | TYP  | MAX | UNITS                   |
|--|---|--|---------------------|------|-----|-------------------------|
| <b>DIGITAL INPUTS (RESET, SCLK, SEN, SDIN, <math>\overline{\text{SYNC}}</math>, PDN)<sup>(1)</sup></b> |   |  |                     |      |     |                         |
| $V_{\text{IH}}$  | High-level input voltage                      | All digital inputs support 1.2-V and 1.8-V logic levels                              | 0.8                 |      |     | V                       |
| $V_{\text{IL}}$  | Low-level input voltage                       | All digital inputs support 1.2-V and 1.8-V logic levels                              |                     |      | 0.4 | V                       |
| $I_{\text{IH}}$  | High-level input current                      | SEN  |                     | 0    |     | $\mu\text{A}$           |
|  |   | RESET, SCLK, SDIN, PDN, $\overline{\text{SYNC}}$                                     |                     | 50   |     |                         |
| $I_{\text{IL}}$  | Low-level input current                       | SEN  |                     | 50   |     | $\mu\text{A}$           |
|  |   | RESET, SCLK, SDIN, PDN, $\overline{\text{SYNC}}$                                     |                     | 0    |     |                         |
| <b>DIGITAL INPUTS (SYSREFP, SYSREFM)</b>   |   |  |                     |      |     |                         |
| $V_{\text{D}}$   | Differential input voltage                    |  | 0.35                | 0.45 | 1.4 | V                       |
| $V_{\text{(CM\_DIG)}}$   | Common-mode voltage for SYSREF <sup>(2)</sup> |  |                     | 1.3  |     | V                       |
| <b>DIGITAL OUTPUTS (SDOUT, PDN)<sup>(2)</sup></b>  |   |  |                     |      |     |                         |
| $V_{\text{OH}}$  | High-level output voltage                     |  | $\text{DVDD} - 0.1$ | DVDD |     | V                       |
| $V_{\text{OL}}$  | Low-level output voltage                      |  |                     |      | 0.1 | V                       |
| <b>DIGITAL OUTPUTS (JESD204B Interface: DxP, DxM)<sup>(3)</sup></b>                                    |   |  |                     |      |     |                         |
| $V_{\text{OD}}$  | Output differential voltage                   | With default swing setting   |                     | 700  |     | $\text{mV}_{\text{PP}}$ |
| $V_{\text{OC}}$  | Output common-mode voltage                    |  |                     | 450  |     | mV                      |
|  | Transmitter short-circuit current             | Transmitter pins shorted to any voltage between $-0.25\text{ V}$ and $1.45\text{ V}$ | $-100$              |      | 100 | mA                      |
| $Z_{\text{OS}}$  | Single-ended output impedance                 |  |                     | 50   |     | $\Omega$                |
|  | Output capacitance                            | Output capacitance inside the device, from either output to ground                   |                     | 2    |     | pF                      |

- (1) The RESET, SCLK, SDIN, and PDN pins have a 20-k $\Omega$  (typical) internal pulldown resistor to ground, and the SEN pin has a 20-k $\Omega$  (typical) pullup resistor to IOVDD.
- (2) When functioning as an OVR pin for channel B.
- (3) 100- $\Omega$  differential termination.

### 7.8 Timing Characteristics

typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = +85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and -1-dBFS differential input (unless otherwise noted)

|  | MIN  | TYP       | MAX  | UNITS              |
|--|------|-----------|------|--------------------|
| <b>SAMPLE TIMING</b>   |      |           |      |                    |
| Aperture delay   | 0.75 |           | 1.6  | ns                 |
| Aperture delay matching between two channels on the same device  |      | $\pm 70$  |      | ps                 |
| Aperture delay matching between two devices at the same temperature and supply voltage   |      | $\pm 270$ |      | ps                 |
| Aperture jitter  |      | 120       |      | $f_s$ rms          |
| <b>WAKE-UP TIMING</b>  |      |           |      |                    |
| Wake-up time to valid data after coming out of global power-down   |      | 150       |      | $\mu\text{s}$      |
| <b>LATENCY</b>   |      |           |      |                    |
| Data latency <sup>(1)</sup> : ADC sample to digital output   |      | 134       |      | Input clock cycles |
| OVR latency: ADC sample to OVR bit   |      | 62        |      | Input clock cycles |
| FOVR latency: ADC sample to FOVR signal on pin   |      | 18 + 4 ns |      | Input clock cycles |
| $t_{\text{PD}}$ Propagation delay: logic gates and output buffers delay (does not change with $f_s$ )  |      | 4         |      | ns                 |
| <b>SYSREF TIMING</b>   |      |           |      |                    |
| $t_{\text{SU\_SYSREF}}$ Setup time for SYSREF, referenced to the input clock falling edge  | 300  |           | 900  | ps                 |
| $t_{\text{H\_SYSREF}}$ Hold time for SYSREF, referenced to the input clock falling edge  | 100  |           |      | ps                 |
| <b>JESD OUTPUT INTERFACE TIMING CHARACTERISTICS</b>  |      |           |      |                    |
| Unit interval  | 100  |           | 400  | ps                 |
| Serial output data rate  | 2.5  |           | 6.25 | Gbps               |
| Total jitter for BER of 1E-15 and lane rate = 6.25 Gbps  |      | 26        |      | ps                 |
| Random jitter for BER of 1E-15 and lane rate = 6.25 Gbps   |      | 0.75      |      | ps rms             |
| Deterministic jitter for BER of 1E-15 and lane rate = 6.25 Gbps  |      | 12        |      | ps, pk-pk          |
| $t_{\text{R}}, t_{\text{F}}$ Data rise time, data fall time: rise and fall times are measured from 20% to 80%, differential output waveform, 2.5 Gbps $\leq$ bit rate $\leq$ 6.25 Gbps |      | 35        |      | ps                 |

(1) Overall ADC latency = data latency +  $t_{\text{PD}}$ .





Figure 1. SYSREF Timing



**Figure 2. Sample Timing Requirements**

### 7.9 Typical Characteristics

typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = +85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)




Figure 3. FFT for 10-MHz Input Signal




Figure 4. FFT for 140-MHz Input Signal




Figure 5. FFT for 170-MHz Input Signal




Figure 6. FFT for 230-MHz Input Signal




Figure 7. FFT for 300-MHz Input Signal




Figure 8. FFT for 370-MHz Input Signal

### Typical Characteristics (continued)

typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = +85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)




Figure 9. FFT for 470-MHz Input Signal




Figure 10. FFT for Two-Tone Input Signal (-7 dBFS)




Figure 11. FFT for Two-Tone Input Signal (-36 dBFS)




Figure 12. FFT for Two-Tone Input Signal (-7 dBFS)




Figure 13. FFT for Two-Tone Input Signal (-36 dBFS)






Figure 14. FFT for Two-Tone Input Signal (-7 dBFS)

**Typical Characteristics (continued)**


typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = +85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)




**Figure 15. FFT for Two-Tone Input Signal (-36 dBFS)**




**Figure 16. Intermodulation Distortion vs Input Amplitude (185 MHz and 190 MHz)**




**Figure 17. Intermodulation Distortion vs Input Amplitude (365 MHz and 370 MHz)**



**Figure 18. Intermodulation Distortion vs Input Amplitude (465 MHz and 470 MHz)**



**Figure 19. Spurious-Free Dynamic Range vs Input Frequency**



**Figure 20. Interleaving Spur vs Input Frequency**



Typical Characteristics (continued)

typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = +85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle,  $\text{AVDD3V} = 3.0\text{ V}$ ,  $\text{AVDD} = \text{DVDD} = 1.9\text{ V}$ ,  $\text{IOVDD} = 1.15\text{ V}$ ,  $-1\text{-dBFS}$  differential input, and  $0\text{-dB}$  digital gain (unless otherwise noted)




Figure 21. Signal-to-Noise Ratio vs Input Frequency




Figure 22. Signal-to-Noise Ratio vs AVDD Supply and Temperature




Figure 23. Spurious-Free Dynamic Range vs AVDD Supply and Temperature




Figure 24. Signal-to-Noise Ratio vs AVDD Supply and Temperature




Figure 25. Spurious-Free Dynamic Range vs AVDD Supply and Temperature






Figure 26. Signal-to-Noise Ratio vs DVDD Supply and Temperature

**Typical Characteristics (continued)**


typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = +85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)




**Figure 27. Spurious-Free Dynamic Range vs DVDD Supply and Temperature**




**Figure 28. Signal-to-Noise Ratio vs DVDD Supply and Temperature**




**Figure 29. Spurious-Free Dynamic Range vs DVDD Supply and Temperature**



**Figure 30. Signal-to-Noise Ratio vs AVDD3V Supply and Temperature**



**Figure 31. Spurious-Free Dynamic Range vs AVDD3V Supply and Temperature**



**Figure 32. Signal-to-Noise Ratio vs AVDD3V Supply and Temperature**

Typical Characteristics (continued)

typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = +85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)




Figure 33. Spurious-Free Dynamic Range vs AVDD3V Supply and Temperature




Figure 34. Signal-to-Noise Ratio vs Gain and Input Frequency




Figure 35. Spurious-Free Dynamic Range vs Gain and Input Frequency




Figure 36. Maximum Supported Amplitude vs Frequency




Figure 37. Performance vs Input Amplitude






Figure 38. Performance vs Input Amplitude

**Typical Characteristics (continued)**


typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = +85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle,  $\text{AVDD3V} = 3.0\text{ V}$ ,  $\text{AVDD} = \text{DVDD} = 1.9\text{ V}$ ,  $\text{IOVDD} = 1.15\text{ V}$ ,  $-1\text{-dBFS}$  differential input, and  $0\text{-dB}$  digital gain (unless otherwise noted)




**Figure 39. Performance vs Sampling Clock Amplitude**




**Figure 40. Performance vs Sampling Clock Amplitude (Differential)**




**Figure 41. Performance vs Clock Duty Cycle**



**Figure 42. Performance vs Clock Duty Cycle**



**Figure 43. Power-Supply Rejection Ratio vs Supply Signal**



SNR = 66.7 dBFS, SINAD = 65.7 dBFS,  
SFDR = 79 dBc,  $f_{\text{IN}} = 170.1\text{ MHz}$ ,  
 $f_{\text{PSRR}} = 5\text{ MHz}$ , non HD2, HD3 spur = 84 dBc

**Figure 44. Power-Supply Rejection Ratio FFT for Test Signals on the AVDD Supply**

Typical Characteristics (continued)

typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = +85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)




Figure 45. Common-Mode Rejection Ratio vs Signal Frequency




Figure 46. Common-Mode Rejection Ratio FFT




Figure 47. Power Consumption vs Sampling Speed






Figure 48. Power vs Temperature



SNR = 70.5 dBFS, SINAD = 69.9 dBFS,  
 $f_S = 250 \text{ MHz}$ ,  $f_{\text{IN}} = 60 \text{ MHz}$ , SFDR = 88.6 dBc,  
 THD = 83 dBc, non HD2, HD3 spur = 99.96 dBc

Figure 49. FFT for 60-MHz Input Signal in Decimate-by-4 Mode




SNR = 70.2 dBFS, SINAD = 69.6 dBFS,  
 $f_S = 250 \text{ MHz}$ ,  $f_{\text{IN}} = 170 \text{ MHz}$ , SFDR = 87 dBc,  
 non HD2, HD3 spur = 90.42 dBc


Figure 50. FFT for 170-MHz Input Signal in Decimate-by-4 Mode

**Typical Characteristics (continued)**


typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = +85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)




**Figure 51. FFT for 300-MHz Input Signal in Decimate-by-4 Mode**



**Figure 52. FFT for 450-MHz Input Signal in Decimate-by-4 Mode**




**Figure 53. FFT for 170-MHz Input Signal in Decimate-by-2 Mode**



**Figure 54. FFT for 350-MHz Input Signal in Decimate-by-2 Mode**

### 7.10 Typical Characteristics: Contour

typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = +85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)




## 8 Detailed Description

### 8.1 Overview

The ADS54J20 is a low-power, wide-bandwidth, 12-bit, 1.0-GSPS, dual-channel, analog-to-digital converter (ADC). The ADS54J20 employs four interleaving ADCs for each channel to achieve a noise floor of  $-157$  dBFS/Hz. The ADS54J20 uses TI's proprietary interleaving and dither algorithms to achieve a clean spectrum with a high spurious-free dynamic range (SFDR). The device also offers various programmable decimation filtering options for systems requiring higher signal-to-noise ratio (SNR) and SFDR over a wide range of frequencies.

Analog input buffers isolate the ADC driver from glitch energy generated from sampling process, thereby simplifying the driving network on-board. The JESD204B interface reduces the number of interface lines with two-lane and four-lane options, allowing for a high system integration density. The JESD204B interface operates in subclass 1, enabling multi-chip synchronization with the SYSREF input.

### 8.2 Functional Block Diagram






### 8.3 Feature Description

#### 8.3.1 Analog Inputs

The ADS54J20 analog signal inputs are designed to be driven differentially. The analog input pins have internal analog buffers that drive the sampling circuit. Resulting from the analog buffer, the input pins present a high impedance input across a very wide frequency range to the external driving source that enables great flexibility in the external analog filter design as well as excellent 50-Ω matching for RF applications. The buffer also helps isolate the external driving circuit from the internal switching currents of the sampling circuit, resulting in a more constant SFDR performance across input frequencies.

The common-mode voltage of the signal inputs is internally biased to VCM using 600-Ω resistors, allowing for ac-coupling of the input drive network. Each input pin (INP, INM) must swing symmetrically between (VCM + 0.475 V) and (VCM – 0.475 V), resulting in a 1.9-V<sub>PP</sub> (default) differential input swing. The input sampling circuit has a 3-dB bandwidth that extends up to 1.2 GHz. An equivalent analog input network diagram is shown in Figure 57.




Copyright © 2016, Texas Instruments Incorporated

Figure 57. Analog Input Network

**Feature Description (continued)**

The input bandwidth shown in Figure 58 is measured with respect to a 50-Ω differential input termination at the ADC input pins.




**Figure 58. Transfer Function versus Frequency**

**8.3.2 DDC Block**

The ADS54J20 has an optional digital down-converter (DDC) block that can be enabled via an SPI register write. Each ADC channel is followed by a DDC block consisting of three different decimate-by-2 and decimate-by-4 finite impulse response (FIR) half-band filter options. The different decimation filter options can be selected via SPI programming.

Figure 59 shows the signal processing done inside the DDC block of the ADS54J20.



(1) In IQ decimate-by-4 mode, the mixer frequency is fixed at  $f_{mix} = f_s / 4$ . For  $f_s = 1.0$  GSPS and  $f_{mix} = 250$  MHz.

**Figure 59. DDC Block**

**Feature Description (continued)**


**8.3.2.1 Decimate-by-2 Filter**

This decimation filter has 41 taps. The stop-band attenuation is approximately 90 dB and the pass-band flatness is  $\pm 0.05$  dB. [Table 1](#) shows corner frequencies for the low-pass and high-pass filter options.

**Table 1. Corner Frequencies for the Decimate-by-2 Filter**

| CORNERS (dB) | LOW PASS           | HIGH PASS          |
|--------------|--------------------|--------------------|
| -0.1         | $0.202 \times f_S$ | $0.298 \times f_S$ |
| -0.5         | $0.210 \times f_S$ | $0.290 \times f_S$ |
| -1           | $0.215 \times f_S$ | $0.285 \times f_S$ |
| -3           | $0.227 \times f_S$ | $0.273 \times f_S$ |

[Figure 60](#) and [Figure 61](#) show the frequency response of the decimate-by-2 filter from dc to  $f_S / 2$ .





### 8.3.2.2 Decimate-by-4 Filter Using a Digital Mixer

This band-pass decimation filter consists of a digital mixer and three concatenated FIR filters with a combined latency of approximately 28 output clock cycles. The alias-band attenuation is approximately 55 dB and the pass-band flatness is  $\pm 0.1$  dB. By default after reset, the band-pass filter is centered at  $f_S / 16$ . Using the SPI, the center frequency can be programmed at  $N \times f_S / 16$  (where  $N = 1, 3, 5,$  or  $7$ ). Table 2 shows corner frequencies for two extreme options.

**Table 2. Corner frequencies for the Decimate-by-4 Filter**

| CORNERS (dB) | CORNER FREQUENCY AT LOWER SIDE<br>(Center Frequency $f_S / 16$ ) | CORNER FREQUENCY AT HIGHER SIDE<br>(Center Frequency $f_S / 16$ ) |
|--------------|--|---|
| -0.1         | $0.011 \times f_S$   | $0.114 \times f_S$  |
| -0.5         | $0.010 \times f_S$   | $0.116 \times f_S$  |
| -1           | $0.008 \times f_S$   | $0.117 \times f_S$  |
| -3           | $0.006 \times f_S$   | $0.120 \times f_S$  |

Figure 62 and Figure 63 show the frequency response of the decimate-by-4 filter for center frequencies  $f_S / 16$  and  $3 \times f_S / 16$  ( $N = 1$  and  $N = 3$ , respectively).




### 8.3.2.3 Decimate-by-4 Filter with IQ Outputs

In this configuration, the DDC block includes a fixed digital  $f_S / 4$  mixer. Thus, the IQ pass band is approximately  $\pm 0.11 f_S$ , centered at  $f_S / 4$ . This decimation filter has 41 taps with a latency of approximately ten output clock cycles. The stop-band attenuation is approximately 90 dB and the pass-band flatness is  $\pm 0.05$  dB. Table 3 shows the corner frequencies for a low-pass, decimate-by-4 IQ filter.

**Table 3. Corner Frequencies for a Decimate-by-4 IQ Output Filter**

| CORNERS (dB) | LOW PASS           |
|--------------|--------------------|
| -0.1         | $0.107 \times f_S$ |
| -0.5         | $0.112 \times f_S$ |
| -1           | $0.115 \times f_S$ |
| -3           | $0.120 \times f_S$ |

Figure 64 and Figure 65 show the frequency response of a decimate-by-4 IQ output filter from dc to  $f_s / 2$ .



### 8.3.3 SYSREF Signal

The SYSREF signal is a periodic signal that is sampled by the ADS54J20 device clock and used to align the boundary of the local multiframe clock inside the data converter. SYSREF is required to be a sub-harmonic of the local multiframe clock (LMFC) internal timing. To meet this requirement, the timing of SYSREF is dependent on the device clock frequency and the LMFC frequency, as determined by the selected DDC decimation and frames per multiframe settings. The SYSREF signal is recommended to be a low-frequency signal in the range of 1 MHz to 5 MHz to reduce coupling to the signal path both on the printed circuit board (PCB) as well as internal to the device.

The external SYSREF signal must be a sub-harmonic of the internal LMFC clock, as shown in Equation 1 and Table 4.

$$\text{SYSREF} = \text{LMFC} / 2^N$$

where

- N = 0, 1, 2, and so forth (1)

**Table 4. LMFCSC Clock Frequency**

| LMFS CONFIGURATION | DECIMATION | LMFC CLOCK <sup>(1)(2)</sup> |
|--------------------|------------|------------------------------|
| 4211               | —          | $f_s / K$                    |
| 4244               | —          | $(f_s / 4) / K$              |
| 8224               | —          | $(f_s / 4) / K$              |
| 4222               | 2X         | $(f_s / 4) / K$              |
| 2242               | 2X         | $(f_s / 4) / K$              |
| 2221               | 4X         | $(f_s / 4) / K$              |
| 2441               | 4X (IQ)    | $(f_s / 4) / K$              |
| 4421               | 4X (IQ)    | $(f_s / 4) / K$              |
| 1241               | 4X         | $(f_s / 4) / K$              |

(1) K = Number of frames per multiframe (JESD digital page 6900h, address 06h, bits 4-0).

(2)  $f_s$  = sampling (device) clock frequency.

For example, if LMFS = 8224, the default value of K is  $8 + 1 = 9$  (the actual value for K = the value set in the SPI register + 1). If the device clock frequency is  $f_S = 1.0$  GSPS, then the local multiframe clock frequency becomes  $(1000 / 4) / 9 = 27.778$  MHz. The SYSREF signal frequency can be chosen as LMFC frequency / 8 = 3.47222 MHz.

### 8.3.3.1 SYSREF Not Present (Subclass 0, 2)

A SYSREF pulse is required by the ADS54J20 to reset internal counters. If SYSREF is not present, as can be the case in subclass 0 or 2, this pulse can be done by doing the following register writes shown in [Table 5](#).

**Table 5. Internally Pulsing SYSREF Twice Using Register Writes**

| ADDRESS (Hex) | DATA (Hex) | COMMENT              |
|---------------|------------|----------------------|
| 0-011h        | 80h        | Set the master page  |
| 0-054h        | 80h        | Enable manual SYSREF |
| 0-053h        | 01h        | Set SYSREF high      |
| 0-053h        | 00h        | Set SYSREF low       |
| 0-053h        | 01h        | Set SYSREF high      |
| 0-053h        | 00h        | Set SYSREF low       |

### 8.3.4 Overrange Indication

The ADS54J20 provides a fast overrange indication that can be presented in the digital output data stream via SPI configuration. Alternatively, if not used, the SDOOUT (pin 11) and PDN (pin 50) pins can be configured via the SPI to output the fast OVR indicator.

The JESD 8b, 10b encoder receives 16-bit data that are formed by 12-bit ADC data padded with four 0s as LSBs. When the FOVR indication is embedded in the output data stream, the LSB of the 16-bit data stream going to the 8b, 10b encoder is replaced, as shown in Figure 66.




Figure 66. Overrange Indication in a Data Stream

#### 8.3.4.1 Fast OVR

The fast OVR is triggered if the input voltage exceeds the programmable overrange threshold and is presented after only 18 clock cycles +  $t_{PD}$  ( $t_{PD}$  of the gates and buffers is approximately 4 ns), thus enabling a quicker reaction to an overrange event.

The input voltage level that the overload is detected at is referred to as the *threshold*. The threshold is programmable using the FOVR THRESHOLD bits, as shown in Figure 67. The FOVR is triggered 18 clock cycles +  $t_{PD}$  ( $t_{PD}$  of the gates and buffers is approximately 4 ns) after the overload condition occurs.




Figure 67. Programming Fast OVR Thresholds

The input voltage level that the fast OVR is triggered at is defined by Equation 2:

$$\text{Full-Scale} \times [\text{Decimal Value of the FOVR Threshold Bits}] / 255 \quad (2)$$

The default threshold is E3h (227d), corresponding to a threshold of -1 dBFS.

In terms of full-scale input, the fast OVR threshold can be calculated as Equation 3:

$$20\log(\text{FOVR Threshold} / 255) \quad (3)$$

### 8.3.5 Power-Down Mode

The ADS54J20 provides a highly-configurable power-down mode. Power-down can be enabled using the PDN pin or SPI register writes.

A power-down mask can be configured that allows a trade-off between wake-up time and power consumption in power-down mode. Two independent power-down masks can be configured: MASK 1 and MASK 2, as shown in [Table 6](#). See the master page registers in [Table 15](#) for further details.

**Table 6. Register Addresses for Power-Down Modes**

| REGISTER ADDRESS<br>A[7:0] (Hex) | COMMENT | REGISTER DATA  |                  |              |          |             |   |   |   |
|----------------------------------|---------|----------------|------------------|--------------|----------|-------------|---|---|---|
|                                  |         | 7              | 6                | 5            | 4        | 3           | 2 | 1 | 0 |
| <b>MASTER PAGE (80h)</b>         |         |                |                  |              |          |             |   |   |   |
| 20                               | MASK 1  | PDN ADC CHA    |                  |              |          | PDN ADC CHB |   |   |   |
| 21                               |         | PDN BUFFER CHB | PDN BUFFER CHA   | 0            | 0        | 0           | 0 |   |   |
| 23                               | MASK 2  | PDN ADC CHA    |                  |              |          | PDN ADC CHB |   |   |   |
| 24                               |         | PDN BUFFER CHB | PDN BUFFER CHA   | 0            | 0        | 0           | 0 |   |   |
| 26                               | CONFIG  | GLOBAL PDN     | OVERRIDE PDN PIN | PDN MASK SEL | 0        | 0           | 0 | 0 | 0 |
| 53                               |         | 0              | MASK SYSREF      | 0            | 0        | 0           | 0 | 0 | 0 |
| 55                               |         | 0              | 0                | 0            | PDN MASK | 0           | 0 | 0 | 0 |

To save power, the device can be put in complete power-down by using the GLOBAL PDN register bit. However, when JESD is required to remain active when putting the device in power-down, the ADC and analog buffer can be powered down by using the PDN ADC CHx and PDN BUFFER CHx register bits after enabling the PDN MASK register bit. The PDN MASK SEL register bit can be used to select between MASK 1 or MASK 2. [Table 7](#) shows the power consumption for different combinations of the GLOBAL PDN, PDN ADC CHx, and PDN BUFF CHx register bits.

**Table 7. Power Consumption in Different Power-Down Settings**

| REGISTER BIT  | COMMENT  | I <sub>AVDD3V</sub><br>(mA) | I <sub>AVDD</sub><br>(mA) | I <sub>DVDD</sub><br>(mA) | I <sub>IOVDD</sub><br>(mA) | TOTAL POWER<br>(W) |
|---|--|-----------------------------|---------------------------|---------------------------|----------------------------|--------------------|
| Default   | After reset, with a full-scale input signal to both channels | 247                         | 260                       | 137                       | 382                        | 1.94               |
| GBL PDN = 1   | The device is in a complete power-down state                 | 3                           | 6                         | 23                        | 192                        | 0.28               |
| GBL PDN = 0,<br>PDN ADC CHx = 1<br>(x = A or B)                       | The ADC of one channel is powered down                       | 206                         | 166                       | 97                        | 367                        | 1.54               |
| GBL PDN = 0,<br>PDN BUFF CHx = 1<br>(x = A or B)                      | The input buffer of one channel is powered down              | 195                         | 258                       | 137                       | 381                        | 1.78               |
| GBL PDN = 0,<br>PDN ADC CHx = 1,<br>PDN BUFF CHx = 1<br>(x = A or B)  | The ADC and input buffer of one channel are powered down     | 152                         | 166                       | 97                        | 363                        | 1.37               |
| GBL PDN = 0,<br>PDN ADC CHx = 1,<br>PDN BUFF CHx = 1<br>(x = A and B) | The ADC and input buffer of both channels are powered down   | 55                          | 70                        | 56                        | 356                        | 0.81               |



## 8.4 Device Functional Modes

### 8.4.1 Device Configuration

The ADS54J20 can be configured by using a serial programming interface, as described in the [Serial Interface](#) section. In addition, the device has one dedicated parallel pin (PDN) for controlling the power-down mode.

The ADS54J20 supports a 24-bit (16-bit address, 8-bit data) SPI operation and uses paging (see the [Register Maps](#) section) to access all register bits.

#### 8.4.1.1 Serial Interface

The ADC has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock), and SDIN (serial interface data) pins, as shown in [Figure 68](#). SPI bits in [Figure 68](#) are explained in [Table 8](#). Serially shifting bits into the device is enabled when SEN is low. Serial data on SDIN are latched at every SCLK rising edge when SEN is active (low). The interface can function with SCLK frequencies from 2 MHz down to very low speeds (of a few Hertz) and also with a non-50% SCLK duty cycle.




Figure 68. SPI Timing Diagram

Table 8. SPI Timing Diagram Legend

| SPI BITS | DESCRIPTION  | BIT SETTINGS  |
|----------|--|---|
| R/W      | Read/write bit   | 0 = SPI write<br>1 = SPI read back  |
| M        | SPI bank access  | 0 = Analog SPI bank (master and ADC pages)<br>1 = JESD SPI bank (main digital, JESD analog, and JESD digital pages) |
| P        | JESD page selection bit                                | 0 = Page access<br>1 = Register access  |
| CH       | SPI access for a specific channel of the JESD SPI bank | 0 = Channel A<br>1 = Channel B<br>By default, both channels are being addressed.                                    |
| A[11:0]  | SPI address bits                                       | —   |
| D[7:0]   | SPI data bits  | —   |

Table 9 shows the timing requirements for the serial interface signals in Figure 68.


**Table 9. SPI Timing Requirements**

|              |   | MIN  | TYP | MAX | UNIT |
|--------------|---|------|-----|-----|------|
| $f_{SCLK}$   | SCLK frequency (equal to $1 / t_{SCLK}$ ) | > dc |     | 2   | MHz  |
| $t_{SLOADS}$ | SEN to SCLK setup time                    | 100  |     |     | ns   |
| $t_{SLOADH}$ | SCLK to SEN hold time                     | 100  |     |     | ns   |
| $t_{DSU}$    | SDIN setup time                           | 100  |     |     | ns   |
| $t_{DH}$     | SDIN hold time                            | 100  |     |     | ns   |

**8.4.1.2 Serial Register Write: Analog Bank**

The analog SPI bank contains two pages (the master and ADC pages). The internal register of the ADS54J20 analog SPI bank can be programmed by:

1. Driving the SEN pin low.
2. Initiating a serial interface cycle specifying the page address of the register whose content must be written.
  - Master page: write address 0011h with 80h.
  - ADC page: write address 0011h with 0Fh.
3. Writing the register content as shown in Figure 69. When a page is selected, multiple writes into the same page can be done.



**Figure 69. Serial Register Write Timing Diagram**

### 8.4.1.3 Serial Register Readout: Analog Bank

The content from one of the two analog banks can be read out by:

1. Driving the SEN pin low.
2. Selecting the page address of the register whose content must be read.
  - Master page: write address 0011h with 80h.
  - ADC page: write address 0011h with 0Fh.
3. Setting the R/W bit to 1 and writing the address to be read back.
4. Reading back the register content on the SDOUT pin, as shown in Figure 70. When a page is selected, multiple read backs from the same page can be done.




Figure 70. Serial Register Read Timing Diagram

### 8.4.1.4 JESD Bank SPI Page Selection

The JESD SPI bank contains three pages (main digital, JESD digital, and JESD analog pages). The individual pages can be selected by:

1. Driving the SEN pin low.
2. Setting the M bit to 1 and specifying the page with two register writes. Note that the P bit must be set to 0, as shown in Figure 71.
  - Write address 4003h with 00h (LSB byte of the page address).
  - Write address 4004h with the MSB byte of the page address.
    - For the main digital page: write address 4004h with 68h.
    - For the JESD digital page: write address 4004h with 69h.
    - For the JESD analog page: write address 4004h with 6Ah.




Figure 71. SPI Page Selection

### 8.4.1.5 Serial Register Write: JESD Bank

The ADS54J20 is a dual-channel device and the JESD204B portion is configured individually for each channel by using the CH bit. Note that the P bit must be set to 1 for register writes.

1. Drive the SEN pin low.
2. Select the JESD bank page. Note that the M bit = 1 and the P bit = 0.
  - Write address 4003h with 00h.
  - Write address 4005h with 01h to enable separate control for both channels.
    - For the main digital page: write address 4004h with 68h.
    - For the JESD digital page: write address 4004h with 69h.
    - For the JESD analog page: write address 4004h with 6Ah.
3. Set the M and P bits to 1, select channel A (CH = 0) or channel B (CH = 1), and write the register content as shown in Figure 72. When a page is selected, multiple writes into the same page can be done.




Figure 72. JESD Serial Register Write Timing Diagram

#### 8.4.1.5.1 Individual Channel Programming

By default, register writes are applied to both channels. To enable individual channel writes, write address 4005h with 01h (default is 00h).

### 8.4.1.6 Serial Register Readout: JESD Bank

The content from one of the pages of the JESD bank can be read out by:

1. Driving the SEN pin low.
2. Selecting the JESD bank page. Note that the M bit = 1 and the P bit = 0.
  - Write address 4003h with 00h.
  - Write address 4005h with 01h to enable separate control for both channels.
    - For the main digital page: write address 4004h with 68h.
    - For the JESD digital page: write address 4004h with 69h.
    - For the JESD analog page: write address 4004h with 6Ah.
3. Setting the R/W, M, and P bits to 1, selecting channel A or channel B, and writing the address to be read back.
4. Reading back the register content on the SDOOUT pin; see Figure 73. When a page is selected, multiple read backs from the same page can be done.




Figure 73. JESD Serial Register Read Timing Diagram

### 8.4.2 JESD204B Interface

The ADS54J20 supports device subclass 1 with a maximum output data rate of 6.25 Gbps for each serial transmitter.

An external SYSREF signal is used to align all internal clock phases and the local multiframe clock to a specific sampling clock edge, allowing synchronization of multiple devices in a system and minimizing timing and alignment uncertainty. The SYNC input is used to control the JESD204B SerDes blocks.

Depending on the ADC output data rate, the JESD204B output interface can be operated with either two or four lanes per single ADC, as shown in Figure 74. The JESD204B setup and configuration of the frame assembly parameters is controlled via the SPI interface.





Figure 74. ADS54J20 Block Diagram

The JESD204B transmitter block shown in [Figure 75](#) consists of the transport layer, the data scrambler, and the link layer. The transport layer maps the ADC output data into the selected JESD204B frame data format. The link layer performs the 8b, 10b data encoding as well as the synchronization and initial lane alignment using the SYNC input signal. Optionally, data from the transport layer can be scrambled.




**Figure 75. JESD204B Transmitter Block**

#### 8.4.2.1 JESD204B Initial Lane Alignment (ILA)

The initial lane alignment process is started when the receiving device deasserts the  $\overline{\text{SYNC}}$  signal, as shown in [Figure 76](#). When a logic low is detected on the  $\overline{\text{SYNC}}$  input pin, the ADS54J20 starts transmitting comma (K28.5) characters to establish a code group synchronization.

When synchronization is complete, the receiving device asserts the  $\overline{\text{SYNC}}$  signal and the ADS54J20 starts the initial lane alignment sequence with the next local multiframe clock boundary. The ADS54J20 transmits four multiframes, each containing K frames (K is SPI programmable). Each of the multiframes contains the frame start and end symbols and the second multiframe also contains the JESD204 link configuration data.



**Figure 76. Lane Alignment Sequence**

### 8.4.2.2 JESD204B Test Patterns

There are three different test patterns available in the transport layer of the JESD204B interface. The ADS54J20 supports a clock output, encoded, and a PRBS ( $2^{15} - 1$ ) pattern. These test patterns can be enabled via an SPI register write and are located in the JESD digital page of the JESD bank.

### 8.4.2.3 JESD204B Frame

The JESD204B standard defines the following parameters:

- L is the number of lanes per link.
- M is the number of converters per device.
- F is the number of octets per frame clock period, per lane.
- S is the number of samples per frame per converter.

### 8.4.2.4 JESD204B Frame

Table 10 lists the available JESD204B formats and valid ranges for the ADS54J20 when the decimation filter is not used. The ranges are limited by the SerDes lane rate and the maximum ADC sample frequency.

#### NOTE

The 16-bit data going to the JESD 8b, 10b encoder are formed by padding four 0s as LSBs into the 12-bit ADC data.

**Table 10. Default Interface Rates**

| L | M | F | S | DECIMATION | MINIMUM RATES        |                        | MAXIMUM RATES        |                        |
|---|---|---|---|------------|----------------------|------------------------|----------------------|------------------------|
|   |   |   |   |            | SAMPLING RATE (MSPS) | SERDES BIT RATE (Gbps) | SAMPLING RATE (MSPS) | SERDES BIT RATE (Gbps) |
| 4 | 2 | 1 | 1 | Not used   | 250                  | 2.5                    | 1000                 | 10.0                   |
| 4 | 2 | 4 | 4 | Not used   | 250                  | 2.5                    | 1000                 | 10.0                   |
| 8 | 2 | 2 | 4 | Not used   | 500                  | 2.5                    | 1000                 | 5.0                    |

#### NOTE

In the LMFS = 8224 row of Table 11, the sample order on the lanes is DA2, DA3, DA1, and DA0 for channel A. Similarly for channel B, the sample order on the lanes is DB2, DB3, DB1, and DB0.

The detailed frame assembly is shown in Table 11.

**Table 11. Default Frame Assembly<sup>(1)</sup>**

| OUTPUT LANE | LMFS = 4211                | LMFS = 4244           |                            |                       |                            | LMFS = 8224           |                            |
|-------------|----------------------------|-----------------------|----------------------------|-----------------------|----------------------------|-----------------------|----------------------------|
| DA0         |                            |                       |                            |                       |                            | A <sub>3</sub> [11:4] | A <sub>3</sub> [3:0], 0000 |
| DA1         | A <sub>0</sub> [3:0], 0000 | A <sub>2</sub> [11:4] | A <sub>2</sub> [3:0], 0000 | A <sub>3</sub> [11:4] | A <sub>3</sub> [3:0], 0000 | A <sub>2</sub> [11:4] | A <sub>2</sub> [3:0], 0000 |
| DA2         | A <sub>0</sub> [11:4]      | A <sub>0</sub> [11:4] | A <sub>0</sub> [3:0], 0000 | A <sub>1</sub> [11:4] | A <sub>1</sub> [3:0], 0000 | A <sub>0</sub> [11:4] | A <sub>0</sub> [3:0], 0000 |
| DA3         |                            |                       |                            |                       |                            | A <sub>1</sub> [11:4] | A <sub>1</sub> [3:0], 0000 |
| DB0         |                            |                       |                            |                       |                            | B <sub>3</sub> [11:4] | B <sub>3</sub> [3:0], 0000 |
| DB1         | B <sub>0</sub> [3:0], 0000 | B <sub>2</sub> [11:4] | B <sub>2</sub> [3:0], 0000 | B <sub>3</sub> [11:4] | B <sub>3</sub> [3:0], 0000 | B <sub>2</sub> [11:4] | B <sub>2</sub> [3:0], 0000 |
| DB2         | B <sub>0</sub> [11:4]      | B <sub>0</sub> [11:4] | B <sub>0</sub> [3:0], 0000 | B <sub>1</sub> [11:4] | B <sub>1</sub> [3:0], 0000 | B <sub>0</sub> [11:4] | B <sub>0</sub> [3:0], 0000 |
| DB3         |                            |                       |                            |                       |                            | B <sub>1</sub> [11:4] | B <sub>1</sub> [3:0], 0000 |

(1) Blue shading indicates channel A and yellow shading indicates channel B.

**8.4.2.5 JESD204B Frame Assembly with Decimation**

Table 12 lists the available JESD204B formats and valid ranges for the ADS54J20 when enabling the decimation filter. The ranges are limited by the SerDes lane rate (2.5 Gbps to 10.0 Gbps) and the ADC sample frequency (300 MSPS to 1000 MSPS).

**Table 12. Interface Rates with Decimation Filter**

| L | M | F | S | DECIMATION | MINIMUM RATES                 |                           |                        | MAXIMUM RATES                 |                           |                        |
|---|---|---|---|------------|-------------------------------|---------------------------|------------------------|-------------------------------|---------------------------|------------------------|
|   |   |   |   |            | DEVICE CLOCK FREQUENCY (MSPS) | OUTPUT SAMPLE RATE (MSPS) | SERDES BIT RATE (Gbps) | DEVICE CLOCK FREQUENCY (MSPS) | OUTPUT SAMPLE RATE (MSPS) | SERDES BIT RATE (Gbps) |
| 4 | 4 | 2 | 1 | 4X (IQ)    | 500                           | 125                       | 2.5                    | 1000                          | 250                       | 5                      |
| 4 | 2 | 2 | 2 | 2X         | 500                           | 250                       | 2.5                    | 1000                          | 500                       | 5                      |
| 2 | 2 | 4 | 2 | 2X         | 300                           | 150                       | 3                      | 1000                          | 500                       | 10                     |
| 2 | 2 | 2 | 1 | 4X         | 500                           | 125                       | 2.5                    | 1000                          | 250                       | 5                      |
| 2 | 4 | 4 | 1 | 4X (IQ)    | 300                           | 75                        | 3                      | 1000                          | 250                       | 10                     |
| 1 | 2 | 4 | 1 | 4X         | 300                           | 75                        | 3                      | 1000                          | 250                       | 10                     |

Table 13 lists the detailed frame assembly with different decimation options.

**Table 13. Frame Assembly with Decimation Filter<sup>(1)</sup>**

| OUTPUT LANE | LMFS = 4222, 2X DECIMATION |                                  | LMFS = 2242, 2X DECIMATION |                                  |                          |                                  | LMFS = 2221, 4X DECIMATION |                                  | LMFS = 2441, 4X DECIMATION (IQ) |                                   |                           |                                   | LMFS = 4421, 4X DECIMATION (IQ) |                                   | LMFS = 1241, 4X DECIMATION |                                  |                          |                                  |
|-------------|----------------------------|----------------------------------|----------------------------|----------------------------------|--------------------------|----------------------------------|----------------------------|----------------------------------|---------------------------------|-----------------------------------|---------------------------|-----------------------------------|---------------------------------|-----------------------------------|----------------------------|----------------------------------|--------------------------|----------------------------------|
| DA0         | A <sub>1</sub><br>[11:4]   | A <sub>1</sub><br>[3:0],<br>0000 |                            |                                  |                          |                                  |                            |                                  |                                 |                                   |                           |                                   | AQ <sub>0</sub><br>[11:4]       | AQ <sub>0</sub><br>[3:0],<br>0000 |                            |                                  |                          |                                  |
| DA1         | A <sub>0</sub><br>[11:4]   | A <sub>0</sub><br>[3:0],<br>0000 | A <sub>0</sub><br>[11:4]   | A <sub>0</sub><br>[3:0],<br>0000 | A <sub>1</sub><br>[11:4] | A <sub>1</sub><br>[3:0],<br>0000 | A <sub>0</sub><br>[11:4]   | A <sub>0</sub><br>[3:0],<br>0000 | AI <sub>0</sub><br>[11:4]       | AI <sub>0</sub><br>[3:0],<br>0000 | AQ <sub>0</sub><br>[11:4] | AQ <sub>0</sub><br>[3:0],<br>0000 | AI <sub>0</sub><br>[11:4]       | AI <sub>0</sub><br>[3:0],<br>0000 | A <sub>0</sub><br>[11:4]   | A <sub>0</sub><br>[3:0],<br>0000 | B <sub>0</sub><br>[11:4] | B <sub>0</sub><br>[3:0],<br>0000 |
| DA2         |                            |                                  |                            |                                  |                          |                                  |                            |                                  |                                 |                                   |                           |                                   |                                 |                                   |                            |                                  |                          |                                  |
| DA3         |                            |                                  |                            |                                  |                          |                                  |                            |                                  |                                 |                                   |                           |                                   |                                 |                                   |                            |                                  |                          |                                  |
| DB0         | B <sub>1</sub><br>[11:4]   | B <sub>1</sub><br>[3:0],<br>0000 |                            |                                  |                          |                                  |                            |                                  |                                 |                                   |                           |                                   | BQ <sub>0</sub><br>[11:4]       | BQ <sub>0</sub><br>[3:0],<br>0000 |                            |                                  |                          |                                  |
| DB1         | B <sub>0</sub><br>[11:4]   | B <sub>0</sub><br>[3:0],<br>0000 | B <sub>0</sub><br>[11:4]   | B <sub>0</sub><br>[3:0],<br>0000 | B <sub>1</sub><br>[11:4] | B <sub>1</sub><br>[3:0],<br>0000 | B <sub>0</sub><br>[11:4]   | B <sub>0</sub><br>[3:0],<br>0000 | BI <sub>0</sub><br>[11:4]       | BI <sub>0</sub><br>[3:0],<br>0000 | BQ <sub>0</sub><br>[11:4] | BQ <sub>0</sub><br>[3:0],<br>0000 | BI <sub>0</sub><br>[11:4]       | BI <sub>0</sub><br>[3:0],<br>0000 |                            |                                  |                          |                                  |
| DB2         |                            |                                  |                            |                                  |                          |                                  |                            |                                  |                                 |                                   |                           |                                   |                                 |                                   |                            |                                  |                          |                                  |
| DB3         |                            |                                  |                            |                                  |                          |                                  |                            |                                  |                                 |                                   |                           |                                   |                                 |                                   |                            |                                  |                          |                                  |

(1) Blue shading indicates channel A and yellow shading indicates channel B.



Appropriate register bits must be programmed to enable different options when the decimation filter is enabled. Table 14 summarizes all the decimation filter options available in the DDC block, the corresponding JESD link parameters (L, M, F, and S), and the register bits required to be programmed for each option.


**Table 14. Program Summary of DDC Modes and JESD Link Configuration<sup>(1)(2)</sup>**

| LMFS OPTIONS |   |   |   | DDC MODES PROGRAMMING               |                                       |   |                            | JESD LINK (LMFS) PROGRAMMING |                              |                           |                               |                                |                                 |                                 |
|--------------|---|---|---|-------------------------------------|---------------------------------------|---|----------------------------|------------------------------|------------------------------|---------------------------|-------------------------------|--------------------------------|---------------------------------|---------------------------------|
| L            | M | F | S | DECIMATION OPTIONS                  | DEC MODE EN, DECFIL EN <sup>(3)</sup> | DECFIL MODE[3:0] <sup>(4)</sup>   | JESD FILTER <sup>(5)</sup> | JESD MODE <sup>(6)</sup>     | JESD PLL MODE <sup>(7)</sup> | LANE SHARE <sup>(8)</sup> | DA_BUS_REORDER <sup>(9)</sup> | DB_BUS_REORDER <sup>(10)</sup> | BUS_REORDER_EN1 <sup>(11)</sup> | BUS_REORDER_EN2 <sup>(12)</sup> |
| 4            | 2 | 1 | 1 | No decimation                       | 00                                    | 00  | 000                        | 100                          | 10                           | 0                         | 00h                           | 00h                            | 0                               | 0                               |
| 4            | 2 | 4 | 4 | No decimation                       | 00                                    | 00  | 000                        | 010                          | 10                           | 0                         | 00h                           | 00h                            | 0                               | 0                               |
| 8            | 2 | 2 | 4 | No decimation (Default after reset) | 00                                    | 00  | 000                        | 001                          | 00                           | 0                         | 00h                           | 00h                            | 0                               | 0                               |
| 4            | 4 | 2 | 1 | 4X (IQ)                             | 11                                    | 0011 (LPF with $f_s / 4$ mixer)   | 111                        | 001                          | 00                           | 0                         | 0Ah                           | 0Ah                            | 1                               | 1                               |
| 4            | 2 | 2 | 2 | 2X                                  | 11                                    | 0010 (LPF) or 0110 (HPF)  | 110                        | 001                          | 00                           | 0                         | 0Ah                           | 0Ah                            | 1                               | 1                               |
| 2            | 2 | 4 | 2 | 2X                                  | 11                                    | 0010 (LPF) or 0110 (HPF)  | 110                        | 010                          | 10                           | 0                         | 0Ah                           | 0Ah                            | 1                               | 1                               |
| 2            | 2 | 2 | 1 | 4X                                  | 11                                    | 0000, 0100, 1000, or 1100 (all BPFs with different center frequencies). | 100                        | 001                          | 00                           | 0                         | 0Ah                           | 0Ah                            | 1                               | 1                               |
| 2            | 4 | 4 | 1 | 4X (IQ)                             | 11                                    | 0011 (LPF with an $f_s / 4$ mixer)                                      | 111                        | 010                          | 10                           | 0                         | 0Ah                           | 0Ah                            | 1                               | 1                               |
| 1            | 2 | 4 | 1 | 4X                                  | 11                                    | 0000, 0100, 1000, or 1100 (all BPFs with different center frequencies)  | 100                        | 010                          | 10                           | 1                         | 0Ah                           | 0Ah                            | 1                               | 1                               |

- (1) Keeping the same LMFS settings for both channels is recommended.
- (2) The PULSE RESET register bit must be pulsed after the registers in the main digital page are programmed.
- (3) The DEC MODE EN and DECFIL EN register bits are located in the main digital page, register 04Dh (bit 3) and register 041h (bit 4).
- (4) The DECFIL MODE[3:0] register bits are located in the main digital page, register 041h (bits 5 and 2-0).
- (5) The JESD FILTER register bits are located in the JESD digital page, register 001h (bits 5-3).
- (6) The JESD MODE register bits are located in the JESD digital page, register 001h (bits 2-0).
- (7) The JESD PLL MODE register bits are located in the JESD analog page, register 016h (bits 1-0).
- (8) The LANE SHARE register bit is located in the JESD digital page, register 016h (bit 4).
- (9) The DA\_BUS\_REORDER register bits are located in the JESD digital page, register 031h (bits 7-0).
- (10) The DB\_BUS\_REORDER register bits are located in the JESD digital page, register 032h (bits 7-0).
- (11) The BUS\_REORDER EN1 register bit is located in the main digital page, register 052h (bit 7).
- (12) The BUS\_REORDER EN2 register bit is located in the main digital page, register 072h (bit 3).

**8.4.2.5.1 JESD Transmitter Interface**

Each of the 6.25-Gbps SerDes JESD transmitter outputs require ac-coupling between the transmitter and receiver. The differential pair must be terminated with  $100\text{-}\Omega$  resistors as close to the receiving device as possible to avoid unwanted reflections and signal degradation, as shown in [Figure 77](#).



**Figure 77. Output Connection to Receiver**

8.4.2.5.2 Eye Diagrams

Figure 78 to Figure 81 show the serial output eye diagrams of the ADS54J20 at 5.0 Gbps and 10 Gbps with default and increased output voltage swing against the JESD204B mask.




Figure 78. Eye Diagram at 5-Gbps Bit Rate with Default Output Swing




Figure 79. Eye Diagram at 5-Gbps Bit Rate with Increased Output Swing




Figure 80. Eye Diagram at 10-Gbps Bit Rate with Default Output Swing




Figure 81. Eye Diagram at 10-Gbps Bit Rate with Increased Output Swing

### 8.5 Register Maps

Figure 82 shows a conceptual diagram of the serial registers.




Figure 82. Serial Interface Registers

### 8.5.1 Detailed Register Information

The ADS54J20 contains two main SPI banks. The analog SPI bank provides access to the ADC analog blocks and the digital SPI bank controls the interleaving engine and anything related to the JESD204B serial interface. The analog SPI bank is divided into two pages (master and ADC) and the digital SPI bank is divided into three pages (main digital, JESD digital, and JESD analog). [Table 15](#) lists a register map for the ADS54J20.

**Table 15. Register Map**

| REGISTER ADDRESS<br>A[11:0] (Hex) | REGISTER DATA            |                  |                |           |                 |                  |                       |                      |
|-----------------------------------|--------------------------|------------------|----------------|-----------|-----------------|------------------|-----------------------|----------------------|
|                                   | 7                        | 6                | 5              | 4         | 3               | 2                | 1                     | 0                    |
| <b>GENERAL REGISTERS</b>          |                          |                  |                |           |                 |                  |                       |                      |
| 0                                 | RESET                    | 0                | 0              | 0         | 0               | 0                | 0                     | RESET                |
| 3                                 | JESD BANK PAGE SEL[7:0]  |                  |                |           |                 |                  |                       |                      |
| 4                                 | JESD BANK PAGE SEL[15:8] |                  |                |           |                 |                  |                       |                      |
| 5                                 | 0                        | 0                | 0              | 0         | 0               | 0                | 0                     | DISABLE BROADCAST    |
| 11                                | ANALOG BANK PAGE SEL     |                  |                |           |                 |                  |                       |                      |
| <b>MASTER PAGE (80h)</b>          |                          |                  |                |           |                 |                  |                       |                      |
| 20                                | PDN ADC CHA              |                  |                |           | PDN ADC CHB     |                  |                       |                      |
| 21                                | PDN BUFFER CHB           |                  | PDN BUFFER CHA |           | 0               | 0                | 0                     | 0                    |
| 23                                | PDN ADC CHA              |                  |                |           | PDN ADC CHB     |                  |                       |                      |
| 24                                | PDN BUFFER CHB           |                  | PDN BUFFER CHA |           | 0               | 0                | 0                     | 0                    |
| 26                                | GLOBAL PDN               | OVERRIDE PDN PIN | PDN MASK SEL   | 0         | 0               | 0                | 0                     | 0                    |
| 4F                                | 0                        | 0                | 0              | 0         | 0               | 0                | 0                     | EN INPUT DC COUPLING |
| 53                                | 0                        | MASK SYSREF      | 0              | 0         | 0               | 0                | EN SYSREF DC COUPLING | SET SYSREF           |
| 54                                | ENABLE MANUAL SYSREF     | 0                | 0              | 0         | 0               | 0                | 0                     | 0                    |
| 55                                | 0                        | 0                | 0              | PDN MASK  | 0               | 0                | 0                     | 0                    |
| 59                                | FOVR CHB                 | 0                | ALWAYS WRITE 1 | 0         | 0               | 0                | 0                     | 0                    |
| <b>ADC PAGE (0Fh)</b>             |                          |                  |                |           |                 |                  |                       |                      |
| 5F                                | FOVR THRESHOLD PROG      |                  |                |           |                 |                  |                       |                      |
| <b>MAIN DIGITAL PAGE (6800h)</b>  |                          |                  |                |           |                 |                  |                       |                      |
| 0                                 | 0                        | 0                | 0              | 0         | 0               | 0                | 0                     | PULSE RESET          |
| 41                                | 0                        | 0                | DECFIL MODE[3] | DECFIL EN | 0               | DECFIL MODE[2:0] |                       |                      |
| 42                                | 0                        | 0                | 0              | 0         | 0               | NYQUIST ZONE     |                       |                      |
| 43                                | 0                        | 0                | 0              | 0         | 0               | 0                | 0                     | FORMAT SEL           |
| 44                                | 0                        | DIGITAL GAIN     |                |           |                 |                  |                       |                      |
| 4B                                | 0                        | 0                | FORMAT EN      | 0         | 0               | 0                | 0                     | 0                    |
| 4D                                | 0                        | 0                | 0              | 0         | DEC MODE EN     | 0                | 0                     | 0                    |
| 4E                                | CTRL NYQUIST             | 0                | 0              | 0         | 0               | 0                | 0                     | 0                    |
| 52                                | BUS_REORDER EN1          | 0                | 0              | 0         | 0               | 0                | 0                     | DIG GAIN EN          |
| 72                                | 0                        | 0                | 0              | 0         | BUS_REORDER EN2 | 0                | 0                     | 0                    |
| AB                                | 0                        | 0                | 0              | 0         | 0               | 0                | 0                     | LSB SEL EN           |
| AD                                | 0                        | 0                | 0              | 0         | 0               | 0                | LSB SELECT            |                      |
| F7                                | 0                        | 0                | 0              | 0         | 0               | 0                | 0                     | DIG RESET            |

**Table 15. Register Map (continued)**

| REGISTER ADDRESS<br>A[11:0] (Hex) | REGISTER DATA       |                 |             |                            |                 |            |                   |             |
|-----------------------------------|---------------------|-----------------|-------------|----------------------------|-----------------|------------|-------------------|-------------|
|                                   | 7                   | 6               | 5           | 4                          | 3               | 2          | 1                 | 0           |
| <b>JESD DIGITAL PAGE (6900h)</b>  |                     |                 |             |                            |                 |            |                   |             |
| 0                                 | CTRL K              | 0               | 0           | TESTMODE EN                | FLIP ADC DATA   | LANE ALIGN | FRAME ALIGN       | TX LINK DIS |
| 1                                 | SYNC REG            | SYNC REG EN     | JESD FILTER |                            |                 | JESD MODE  |                   |             |
| 2                                 | LINK LAYER TESTMODE |                 |             | LINK LAYER RPAT            | LMFC MASK RESET | 0          | 0                 | 0           |
| 3                                 | FORCE LMFC COUNT    | LMFC COUNT INIT |             |                            |                 |            | RELEASE ILANE SEQ |             |
| 5                                 | SCRAMBLE EN         | 0               | 0           | 0                          | 0               | 0          | 0                 | 0           |
| 6                                 | 0                   | 0               | 0           | FRAMES PER MULTI FRAME (K) |                 |            |                   |             |
| 7                                 | 0                   | 0               | 0           | 0                          | SUBCLASS        | 0          | 0                 | 0           |
| 16                                | 1                   | 0               | 0           | LANE SHARE                 | 0               | 0          | 0                 | 0           |
| 31                                | DA_BUS_REORDER[7:0] |                 |             |                            |                 |            |                   |             |
| 32                                | DB_BUS_REORDER[7:0] |                 |             |                            |                 |            |                   |             |
| <b>JESD ANALOG PAGE (6A00h)</b>   |                     |                 |             |                            |                 |            |                   |             |
| 12                                | SEL EMP LANE 1      |                 |             |                            |                 |            | 0                 | 0           |
| 13                                | SEL EMP LANE 0      |                 |             |                            |                 |            | 0                 | 0           |
| 14                                | SEL EMP LANE 2      |                 |             |                            |                 |            | 0                 | 0           |
| 15                                | SEL EMP LANE 3      |                 |             |                            |                 |            | 0                 | 0           |
| 16                                | 0                   | 0               | 0           | 0                          | 0               | 0          | JESD PLL MODE     |             |
| 17                                | 0                   | PLL RESET       | 0           | 0                          | 0               | 0          | 0                 |             |
| 1A                                | 0                   | 0               | 0           | 0                          | 0               | 0          | FOVR CHA          |             |
| 1B                                | JESD SWING          |                 |             | 0                          | FOVR CHA EN     | 0          | 0                 | 0           |

### 8.5.2 Example Register Writes

This section provides three different example register writes. [Table 16](#) describes a global power-down register write, [Table 17](#) describes the register writes when the default lane setting (eight active lanes per device) is changed to four active lanes (LMFS = 4211), and [Table 18](#) describes the register writes for 2X decimation with four active lanes (LMFS = 4222).

**Table 16. Global Power Down**

| ADDRESS (Hex) | DATA (Hex) | COMMENT                   |
|---------------|------------|---------------------------|
| 0-011h        | 80h        | Set the master page       |
| 0-026h        | C0h        | Set the global power-down |

**Table 17. Two Lanes per Channel Mode (LMFS = 4211)**

| ADDRESS (Hex) | DATA (Hex) | COMMENT                        |
|---------------|------------|--------------------------------|
| 4-004h        | 69h        | Select the JESD digital page   |
| 4-003h        | 00h        | Select the JESD digital page   |
| 6-001h        | 02h        | Select the digital to 40X mode |
| 4-004h        | 6Ah        | Select the JESD analog page    |
| 6-016h        | 02h        | Set the SerDes PLL to 40X mode |

**Table 18. 2X Decimation (LPF for Both Channels) with Four Active Lanes (LMFS = 4222)**

| ADDRESS (Hex) | DATA (Hex) | COMMENT  |
|---------------|------------|--|
| 4-004h        | 68h        | Select the main digital page (6800h)   |
| 4-003h        | 00h        | Select the main digital page (6800h)   |
| 6-041h        | 12h        | Set decimate-by-2 (low-pass filter)  |
| 6-04Dh        | 08h        | Enable decimation filter control   |
| 6-072h        | 08h        | BUS_REORDER EN2  |
| 6-052h        | 80h        | BUS_REORDER EN1  |
| 6-000h        | 01h        | Pulse the PULSE RESET bit (so that register writes to the main digital page go into effect). |
| 6-000h        | 00h        |  |
| 4-004h        | 69h        | Select the JESD digital page (6900h)   |
| 4-003h        | 00h        | Select the JESD digital page (6900h)   |
| 6-031h        | 0Ah        | Output bus reorder for channel A   |
| 6-032h        | 0Ah        | Output bus reorder for channel B   |
| 6-001h        | 31h        | Program the JESD MODE and JESD FILTER register bits for LMFS = 4222.                         |

### 8.5.3 Register Descriptions

#### 8.5.3.1 General Registers

##### 8.5.3.1.1 Register 0h (address = 0h)

**Figure 83. Register 0h**

|       |      |      |      |      |      |      |       |
|-------|------|------|------|------|------|------|-------|
| 7     | 6    | 5    | 4    | 3    | 2    | 1    | 0     |
| RESET | 0    | 0    | 0    | 0    | 0    | 0    | RESET |
| W-0h  | W-0h | W-0h | W-0h | W-0h | W-0h | W-0h | W-0h  |

LEGEND: W = Write only; -n = value after reset

**Table 19. Register 0h Field Descriptions**

| Bit | Field | Type | Reset | Description   |
|-----|-------|------|-------|---|
| 7   | RESET | W    | 0h    | 0 = Normal operation<br>1 = Internal software reset, clears back to 0 |
| 6-1 | 0     | W    | 0h    | Must write 0  |
| 0   | RESET | W    | 0h    | 0 = Normal operation<br>1 = Internal software reset, clears back to 0 |

##### 8.5.3.1.2 Register 3h (address = 3h)

**Figure 84. Register 3h**

|                         |   |   |   |   |   |   |   |
|-------------------------|---|---|---|---|---|---|---|
| 7                       | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| JESD BANK PAGE SEL[7:0] |   |   |   |   |   |   |   |
| R/W-0h                  |   |   |   |   |   |   |   |

LEGEND: R/W = Read/Write; -n = value after reset

**Table 20. Register 3h Field Descriptions**

| Bit | Field                   | Type | Reset | Description  |
|-----|-------------------------|------|-------|--|
| 7-0 | JESD BANK PAGE SEL[7:0] | R/W  | 0h    | Program these bits to access the desired page in the JESD bank.<br>6800h = Main digital page selected<br>6900h = JESD digital page selected<br>6A00h = JESD analog page selected |

##### 8.5.3.1.3 Register 4h (address = 4h)

**Figure 85. Register 4h**

|                          |   |   |   |   |   |   |   |
|--------------------------|---|---|---|---|---|---|---|
| 7                        | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| JESD BANK PAGE SEL[15:8] |   |   |   |   |   |   |   |
| R/W-0h                   |   |   |   |   |   |   |   |

LEGEND: R/W = Read/Write; -n = value after reset

**Table 21. Register 4h Field Descriptions**

| Bit | Field                    | Type | Reset | Description  |
|-----|--------------------------|------|-------|--|
| 7-0 | JESD BANK PAGE SEL[15:8] | R/W  | 0h    | Program these bits to access the desired page in the JESD bank.<br>6800h = Main digital page selected<br>6900h = JESD digital page selected<br>6A00h = JESD analog page selected |



**8.5.3.1.4 Register 5h (address = 5h)**
**Figure 86. Register 5h**

|      |      |      |      |      |      |      |                   |
|------|------|------|------|------|------|------|-------------------|
| 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0                 |
| 0    | 0    | 0    | 0    | 0    | 0    | 0    | DISABLE BROADCAST |
| W-0h | W-0h | W-0h | W-0h | W-0h | W-0h | W-0h | R/W-0h            |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 22. Register 5h Field Descriptions**

| Bit | Field             | Type | Reset | Description  |
|-----|-------------------|------|-------|--|
| 7-1 | 0                 | W    | 0h    | Must write 0   |
| 0   | DISABLE BROADCAST | R/W  | 0h    | 0 = Normal operation; channel A and B are programmed as a pair<br>1 = Channel A and B can be individually programmed based on the CH bit |

**8.5.3.1.5 Register 11h (address = 11h)**
**Figure 87. Register 11h**

|                       |   |   |   |   |   |   |   |
|-----------------------|---|---|---|---|---|---|---|
| 7                     | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ANALOG PAGE SELECTION |   |   |   |   |   |   |   |
| R/W-0h                |   |   |   |   |   |   |   |

LEGEND: R/W = Read/Write; -n = value after reset

**Table 23. Register 11h Field Descriptions**

| Bit | Field                | Type | Reset | Description  |
|-----|----------------------|------|-------|--|
| 7-0 | ANALOG BANK PAGE SEL | R/W  | 0h    | Program these bits to access the desired page in the analog bank.<br>Master page = 80h<br>ADC page = 0Fh |

**8.5.3.2 Master Page (080h) Registers**
**8.5.3.2.1 Register 20h (address = 20h), Master Page (080h)**
**Figure 88. Register 20h**

|             |   |   |   |             |   |   |   |
|-------------|---|---|---|-------------|---|---|---|
| 7           | 6 | 5 | 4 | 3           | 2 | 1 | 0 |
| PDN ADC CHA |   |   |   | PDN ADC CHB |   |   |   |
| R/W-0h      |   |   |   | R/W-0h      |   |   |   |

LEGEND: R/W = Read/Write; -n = value after reset

**Table 24. Registers 20h Field Descriptions**

| Bit | Field       | Type | Reset | Description  |
|-----|-------------|------|-------|--|
| 7-4 | PDN ADC CHA | R/W  | 0h    | There are two power-down masks that are controlled via the PDN mask register bit in address 55h. The power-down mask 1 or mask 2 are selected via register bit 5 in address 26h.<br>Power-down mask 1: addresses 20h and 21h.<br>Power-down mask 2: addresses 23h and 24h.<br>0Fh = Power-down CHB only.<br>F0h = Power-down CHA only.<br>FFh = Power-down both. |
| 3-0 | PDN ADC CHB | R/W  | 0h    |  |

8.5.3.2.2 Register 21h (address = 21h), Master Page (080h)

Figure 89. Register 21h

|                |   |                |   |      |      |      |      |
|----------------|---|----------------|---|------|------|------|------|
| 7              | 6 | 5              | 4 | 3    | 2    | 1    | 0    |
| PDN BUFFER CHB |   | PDN BUFFER CHA |   | 0    | 0    | 0    | 0    |
| R/W-0h         |   | R/W-0h         |   | W-0h | W-0h | W-0h | W-0h |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 25. Register 21h Field Descriptions

| Bit | Field          | Type | Reset | Description   |
|-----|----------------|------|-------|---|
| 7-6 | PDN BUFFER CHB | R/W  | 0h    | There are two power-down masks that are controlled via the PDN mask register bit in address 55h. The power-down mask 1 or mask 2 are selected via register address 26h, bit 5. Power-down mask 1: addresses 20h and 21h. Power-down mask 2: addresses 23h and 24h. There are two buffers per channel. One buffer drives two ADC cores.<br>PDN BUFFER CHx:<br>00 = Both buffers of a channel are active.<br>11 = Both buffers are powered down.<br>01–10 = Do not use. |
| 5-4 | PDN BUFFER CHA | R/W  | 0h    |   |
| 3-0 | 0              | W    | 0h    | Must write 0.   |

8.5.3.2.3 Register 23h (address = 23h), Master Page (080h)

Figure 90. Register 23h

|             |   |   |   |             |   |   |   |
|-------------|---|---|---|-------------|---|---|---|
| 7           | 6 | 5 | 4 | 3           | 2 | 1 | 0 |
| PDN ADC CHA |   |   |   | PDN ADC CHB |   |   |   |
| R/W-0h      |   |   |   | R/W-0h      |   |   |   |

LEGEND: R/W = Read/Write; -n = value after reset

Table 26. Register 23h Field Descriptions

| Bit | Field       | Type | Reset | Description   |
|-----|-------------|------|-------|---|
| 7-4 | PDN ADC CHA | R/W  | 0h    | There are two power-down masks that are controlled via the PDN mask register bit in address 55h. The power-down mask 1 or mask 2 are selected via register address 26h, bit 5. Power-down mask 1: addresses 20h and 21h. Power-down mask 2: addresses 23h and 24h. 0Fh = Power-down CHB only. F0h = Power-down CHA only. FFh = Power-down both. |
| 3-0 | PDN ADC CHB | R/W  | 0h    |   |

**8.5.3.2.4 Register 24h (address = 24h), Master Page (080h)**
**Figure 91. Register 24h**

|                |   |                |   |      |      |      |      |
|----------------|---|----------------|---|------|------|------|------|
| 7              | 6 | 5              | 4 | 3    | 2    | 1    | 0    |
| PDN BUFFER CHB |   | PDN BUFFER CHA |   | 0    | 0    | 0    | 0    |
| R/W-0h         |   | R/W-0h         |   | W-0h | W-0h | W-0h | W-0h |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 27. Register 24h Field Descriptions**

| Bit | Field          | Type | Reset | Description  |
|-----|----------------|------|-------|--|
| 7-6 | PDN BUFFER CHB | R/W  | 0h    | <p>There are two power-down masks that are controlled via the PDN mask register bit in address 55h. The power-down mask 1 or mask 2 are selected via register address 26h, bit 5.</p> <p>Power-down mask 1: addresses 20h and 21h.</p> <p>Power-down mask 2: addresses 23h and 24h.</p> <p>Power-down mask 2: addresses 23h and 24h.</p> <p>There are two buffers per channel. One buffer drives two ADC cores.</p> <p>PDN BUFFER CHx:</p> <p>00 = Both buffers of a channel are active.</p> <p>11 = Both buffers are powered down.</p> <p>01–10 = Do not use.</p> |
| 5-4 | PDN BUFFER CHA | R/W  | 0h    |  |
| 3-0 | 0              | W    | 0h    | Must write 0.  |

**8.5.3.2.5 Register 26h (address = 26h), Master Page (080h)**
**Figure 92. Register 26h**

| 7          | 6                | 5            | 4    | 3    | 2    | 1    | 0    |
|------------|------------------|--------------|------|------|------|------|------|
| GLOBAL PDN | OVERRIDE PDN PIN | PDN MASK SEL | 0    | 0    | 0    | 0    | 0    |
| R/W-0h     | R/W-0h           | R/W-0h       | W-0h | W-0h | W-0h | W-0h | W-0h |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 28. Register 26h Field Descriptions**

| Bit | Field            | Type | Reset | Description  |
|-----|------------------|------|-------|--|
| 7   | GLOBAL PDN       | R/W  | 0h    | Bit 6 (OVERRIDE PDN PIN) must be set before this bit can be programmed.<br>0 = Normal operation<br>1 = Global power-down via the SPI |
| 6   | OVERRIDE PDN PIN | R/W  | 0h    | This bit ignores the power-down pin control.<br>0 = Normal operation<br>1 = Ignores inputs on the power-down pin                     |
| 5   | PDN MASK SEL     | R/W  | 0h    | This bit selects power-down mask 1 or mask 2.<br>0 = Power-down mask 1<br>1 = Power-down mask 2                                      |
| 4-0 | 0                | W    | 0h    | Must write 0   |

**8.5.3.2.6 Register 4Fh (address = 4Fh), Master Page (080h)**
**Figure 93. Register 4Fh**

| 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0                    |
|------|------|------|------|------|------|------|----------------------|
| 0    | 0    | 0    | 0    | 0    | 0    | 0    | EN INPUT DC COUPLING |
| W-0h | W-0h | W-0h | W-0h | W-0h | W-0h | W-0h | R/W-0h               |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 29. Register 4Fh Field Descriptions**

| Bit | Field                | Type | Reset | Description  |
|-----|----------------------|------|-------|--|
| 7-1 | 0                    | W    | 0h    | Must write 0   |
| 0   | EN INPUT DC COUPLING | R/W  | 0h    | This bit enables dc-coupling between the analog inputs and the driver by changing the internal biasing resistor between the analog inputs and VCM from 600 Ω to 5 kΩ.<br>0 = The dc-coupling support is disabled<br>1 = The dc-coupling support is enabled |

**8.5.3.2.7 Register 53h (address = 53h), Master Page (080h)**
**Figure 94. Register 53h**

| 7    | 6              | 5    | 4    | 3    | 2    | 1                        | 0          |
|------|----------------|------|------|------|------|--------------------------|------------|
| 0    | MASK<br>SYSREF | 0    | 0    | 0    | 0    | EN SYSREF<br>DC COUPLING | SET SYSREF |
| W-0h | R/W-0h         | W-0h | W-0h | W-0h | W-0h | R/W-0h                   | R/W-0h     |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 30. Register 53h Field Descriptions**

| Bit | Field                 | Type | Reset | Description  |
|-----|-----------------------|------|-------|--|
| 7   | 0                     | W    | 0h    | Must write 0   |
| 6   | MASK SYSREF           | R/W  | 0h    | 0 = Normal operation<br>1 = Ignores the SYSREF input   |
| 5-2 | 0                     | W    | 0h    | Must write 0   |
| 1   | EN SYSREF DC COUPLING | R/W  | 0h    | This bit enables a higher common-mode voltage input on the SYSREF signal (up to 1.6 V).<br>0 = Normal operation<br>1 = Enables a higher SYSREF common-mode voltage support |
| 0   | SET SYSREF            | R/W  | 0h    | 0 = Set SYSREF low<br>1 = Set SYSREF high  |

**8.5.3.2.8 Register 54h (address = 54h), Master Page (080h)**
**Figure 95. Register 54h**

| 7                          | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|----------------------------|------|------|------|------|------|------|------|
| ENABLE<br>MANUAL<br>SYSREF | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| R/W-0h                     | W-0h | W-0h | W-0h | W-0h | W-0h | W-0h | W-0h |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 31. Register 54h Field Descriptions**

| Bit | Field                | Type | Reset | Description                    |
|-----|----------------------|------|-------|--------------------------------|
| 7   | ENABLE MANUAL SYSREF | R/W  | 0h    | This bit enables manual SYSREF |
| 6-0 | 0                    | W    | 0h    | Must write 0                   |

**8.5.3.2.9 Register 55h (address = 55h), Master Page (080h)**
**Figure 96. Register 55h**

| 7    | 6    | 5    | 4        | 3    | 2    | 1    | 0    |
|------|------|------|----------|------|------|------|------|
| 0    | 0    | 0    | PDN MASK | 0    | 0    | 0    | 0    |
| W-0h | W-0h | W-0h | R/W-0h   | W-0h | W-0h | W-0h | W-0h |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 32. Register 55h Field Descriptions**

| Bit | Field    | Type | Reset | Description  |
|-----|----------|------|-------|--|
| 7-5 | 0        | W    | 0h    | Must write 0   |
| 4   | PDN MASK | R/W  | 0h    | This bit enables power-down via a register bit.<br>0 = Normal operation<br>1 = Power-down is enabled by powering down the internal blocks as specified in the selected power-down mask |
| 3-0 | 0        | W    | 0h    | Must write 0   |

**8.5.3.2.10 Register 59h (address = 59h), Master Page (080h)**
**Figure 97. Register 59h**

| 7        | 6    | 5              | 4    | 3    | 2    | 1    | 0    |
|----------|------|----------------|------|------|------|------|------|
| FOVR CHB | 0    | ALWAYS WRITE 1 | 0    | 0    | 0    | 0    | 0    |
| W-0h     | W-0h | R/W-0h         | W-0h | W-0h | W-0h | W-0h | W-0h |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 33. Register 59h Field Descriptions**

| Bit | Field          | Type | Reset | Description   |
|-----|----------------|------|-------|---|
| 7   | FOVR CHB       | W    | 0h    | This bit outputs the FOVR signal for channel B on the SDOOUT pin.<br>0 = Normal operation<br>1 = The FOVR signal is available on the SDOOUT pin |
| 6   | 0              | W    | 0h    | Must write 0  |
| 5   | ALWAYS WRITE 1 | R/W  | 0h    | Must write 1  |
| 4-0 | 0              | W    | 0h    | Must write 0  |

**8.5.3.3 ADC Page (0Fh) Register**
**8.5.3.3.1 Register 5F (addresses = 5F), ADC Page (0Fh)**
**Figure 98. Register 5F**

| 7                   | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------------------|---|---|---|---|---|---|---|
| FOVR THRESHOLD PROG |   |   |   |   |   |   |   |
| R/W-E3h             |   |   |   |   |   |   |   |

LEGEND: R/W = Read/Write; -n = value after reset

**Table 34. Register 5F Field Descriptions**

| Bit | Field               | Type | Reset | Description   |
|-----|---------------------|------|-------|---|
| 7-0 | FOVR THRESHOLD PROG | R/W  | E3h   | Program the fast OVR thresholds together for channel A and B, as described in the <a href="#">Overrange Indication</a> section. |

### 8.5.3.4 Main Digital Page (6800h) Registers

#### 8.5.3.4.1 Register 0h (address = 0h), Main Digital Page (6800h)

**Figure 99. Register 0h**

| 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0           |
|------|------|------|------|------|------|------|-------------|
| 0    | 0    | 0    | 0    | 0    | 0    | 0    | PULSE RESET |
| W-0h | W-0h | W-0h | W-0h | W-0h | W-0h | W-0h | R/W-0h      |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 35. Register 0h Field Descriptions**

| Bit | Field       | Type | Reset | Description  |
|-----|-------------|------|-------|--|
| 7-1 | 0           | W    | 0h    | Must write 0   |
| 0   | PULSE RESET | R/W  | 0h    | This bit must be pulsed after power-up or after configuring registers in the main digital page of the JESD bank. Any register bits in the main digital page (6800h) take effect only after this bit is pulsed; see the <a href="#">Start-Up Sequence</a> section for the correct sequence.<br>0 = Normal operation<br>0 → 1 → 0 = This bit is pulsed |

#### 8.5.3.4.2 Register 41h (address = 41h), Main Digital Page (6800h)

**Figure 100. Register 41h**

| 7    | 6    | 5              | 4         | 3    | 2                | 1 | 0 |
|------|------|----------------|-----------|------|------------------|---|---|
| 0    | 0    | DECFIL MODE[3] | DECFIL EN | 0    | DECFIL MODE[2:0] |   |   |
| W-0h | W-0h | R/W-0h         | R/W-0h    | W-0h | R/W-0h           |   |   |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 36. Register 41h Field Descriptions**

| Bit | Field            | Type | Reset | Description  |
|-----|------------------|------|-------|--|
| 7-6 | 0                | W    | 0h    | Must write 0   |
| 5   | DECFIL MODE[3]   | R/W  | 0h    | This bit selects the decimation filter mode. <a href="#">Table 37</a> lists the bit settings. The decimation filter control (DEC MODE EN, register 4Dh, bit 3) and decimation filter enable (DECFIL EN, register 41h, bit 4) must be enabled.  |
| 4   | DECFIL EN        | R/W  | 0h    | This bit enables the digital decimation filter.<br>0 = Normal operation, full rate output<br>1 = Digital decimation enabled  |
| 3   | 0                | W    | 0h    | Must write 0   |
| 2-0 | DECFIL MODE[2:0] | R/W  | 0h    | These bits select the decimation filter mode. <a href="#">Table 37</a> lists the bit settings. The decimation filter control (DEC MODE EN, register 4Dh, bit 3) and decimation filter enable (DECFIL EN, register 41h, bit 4) must be enabled. |

**Table 37. DECFIL MODE Bit Settings**

| BITS (5, 2-0) | FILTER MODE                                      | DECIMATION |
|---------------|--|------------|
| 0000          | Band-pass filter centered on $3 \times f_S / 16$ | 4X         |
| 0100          | Band-pass filter centered on $5 \times f_S / 16$ | 4X         |
| 1000          | Band-pass filter centered on $1 \times f_S / 16$ | 4X         |
| 1100          | Band-pass filter centered on $7 \times f_S / 16$ | 4X         |
| 0010          | Low-pass filter                                  | 2X         |
| 0110          | High-pass filter                                 | 2X         |
| 0011          | Low-pass filter with $f_S / 4$ mixer             | 4X (IQ)    |

**8.5.3.4.3 Register 42h (address = 42h), Main Digital Page (6800h)**
**Figure 101. Register 42h**

| 7    | 6    | 5    | 4    | 3    | 2            | 1 | 0 |
|------|------|------|------|------|--------------|---|---|
| 0    | 0    | 0    | 0    | 0    | NYQUIST ZONE |   |   |
| W-0h | W-0h | W-0h | W-0h | W-0h | R/W-0h       |   |   |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 38. Register 42h Field Descriptions**

| Bit | Field        | Type | Reset | Description  |
|-----|--------------|------|-------|--|
| 7-3 | 0            | W    | 0h    | Must write 0   |
| 2-0 | NYQUIST ZONE | R/W  | 0h    | The Nyquist zone must be selected for proper interleaving correction. Nyquist refers to the device clock / 2. For a 1.0-GSPS device clock, the Nyquist frequency is 500 MHz. The CTRL NYQUIST register bit (register 4Eh, bit 7) must also be set.<br>000 = First Nyquist zone (0 MHz to 500 MHz)<br>001 = Second Nyquist zone (500 MHz to 1000 MHz)<br>010 = Third Nyquist zone (1000 MHz to 1500 MHz)<br>All others = Not used |

**8.5.3.4.4 Register 43h (address = 43h), Main Digital Page (6800h)**
**Figure 102. Register 43h**

| 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0          |
|------|------|------|------|------|------|------|------------|
| 0    | 0    | 0    | 0    | 0    | 0    | 0    | FORMAT SEL |
| W-0h | W-0h | W-0h | W-0h | W-0h | W-0h | W-0h | R/W-0h     |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 39. Register 43h Field Descriptions**

| Bit | Field      | Type | Reset | Description   |
|-----|------------|------|-------|---|
| 7-1 | 0          | W    | 0h    | Must write 0  |
| 0   | FORMAT SEL | R/W  | 0h    | This bit changes the output format. Set the FORMAT EN bit to enable control using this bit.<br>0 = Twos complement<br>1 = Offset binary |

**8.5.3.4.5 Register 44h (address = 44h), Main Digital Page (6800h)**
**Figure 103. Register 44h**

| 7      | 6            | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|--------------|---|---|---|---|---|---|
| 0      | DIGITAL GAIN |   |   |   |   |   |   |
| R/W-0h | R/W-0h       |   |   |   |   |   |   |

LEGEND: R/W = Read/Write; -n = value after reset

**Table 40. Register 44h Field Descriptions**

| Bit | Field        | Type | Reset | Description   |
|-----|--------------|------|-------|---|
| 7   | 0            | R/W  | 0h    | Must write 0  |
| 6-0 | DIGITAL GAIN | R/W  | 0h    | These bits set the digital gain setting. The DIG GAIN EN register bit (register 52h, bit 0) must be enabled to use these bits.<br>Gain in dB = 20log (digital gain / 32).<br>7Fh = 127 equals a digital gain of 9.5 dB. |



**8.5.3.4.6 Register 4Bh (address = 4Bh), Main Digital Page (6800h)**
**Figure 104. Register 4Bh**

|      |      |           |      |      |      |      |      |
|------|------|-----------|------|------|------|------|------|
| 7    | 6    | 5         | 4    | 3    | 2    | 1    | 0    |
| 0    | 0    | FORMAT EN | 0    | 0    | 0    | 0    | 0    |
| W-0h | W-0h | R/W-0h    | W-0h | W-0h | W-0h | W-0h | W-0h |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 41. Register 4Bh Field Descriptions**

| Bit | Field     | Type | Reset | Description  |
|-----|-----------|------|-------|--|
| 7-6 | 0         | W    | 0h    | Must write 0   |
| 5   | FORMAT EN | R/W  | 0h    | This bit enables control for data format selection using the FORMAT SEL register bit.<br>0 = Default, output is in twos complement format<br>1 = Output is in offset binary format after the FORMAT SEL bit is set |
| 4-0 | 0         | W    | 0h    | Must write 0   |

**8.5.3.4.7 Register 4Dh (address = 4Dh), Main Digital Page (6800h)**
**Figure 105. Register 4Dh**

|      |      |      |      |            |      |      |      |
|------|------|------|------|------------|------|------|------|
| 7    | 6    | 5    | 4    | 3          | 2    | 1    | 0    |
| 0    | 0    | 0    | 0    | DEC MOD EN | 0    | 0    | 0    |
| W-0h | W-0h | W-0h | W-0h | R/W-0h     | W-0h | W-0h | W-0h |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 42. Register 4Dh Field Descriptions**

| Bit | Field      | Type | Reset | Description   |
|-----|------------|------|-------|---|
| 7-4 | 0          | W    | 0h    | Must write 0  |
| 3   | DEC MOD EN | R/W  | 0h    | This bit enables control of the decimation filter mode via the DECFIL MODE[3:0] register bits.<br>0 = Default<br>1 = Decimation mode control is enabled |
| 2-0 | 0          | W    | 0h    | Must write 0  |

**8.5.3.4.8 Register 4Eh (address = 4Eh), Main Digital Page (6800h)**
**Figure 106. Register 4Eh**

| 7            | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|--------------|------|------|------|------|------|------|------|
| CTRL NYQUIST | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| R/W-0h       | W-0h | W-0h | W-0h | W-0h | W-0h | W-0h | W-0h |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 43. Register 4Eh Field Descriptions**

| Bit | Field        | Type | Reset | Description  |
|-----|--------------|------|-------|--|
| 7   | CTRL NYQUIST | R/W  | 0h    | This bit enables selecting the Nyquist zone using register 42h, bits 2-0.<br>0 = Selection disabled<br>1 = Selection enabled |
| 6-0 | 0            | W    | 0h    | Must write 0   |

**8.5.3.4.9 Register 52h (address = 52h), Main Digital Page (6800h)**
**Figure 107. Register 52h**

| 7               | 6    | 5    | 4    | 3    | 2    | 1    | 0           |
|-----------------|------|------|------|------|------|------|-------------|
| BUS_REORDER EN1 | 0    | 0    | 0    | 0    | 0    | 0    | DIG GAIN EN |
| W-0h            | W-0h | W-0h | W-0h | W-0h | W-0h | W-0h | R/W-0h      |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 44. Register 52h Field Descriptions**

| Bit | Field           | Type | Reset | Description  |
|-----|-----------------|------|-------|--|
| 7   | BUS_REORDER EN1 | R/W  | 0h    | Must write 1 in DDC mode only.   |
| 6-1 | 0               | W    | 0h    | Must write 0   |
| 0   | DIG GAIN EN     | R/W  | 0h    | This bit enables selecting the digital gain for register 44h.<br>0 = Digital gain disabled<br>1 = Digital gain enabled |

**8.5.3.4.10 Register 72h (address = 72h), Main Digital Page (6800h)**
**Figure 108. Register 72h**

| 7    | 6    | 5    | 4    | 3               | 2    | 1    | 0      |
|------|------|------|------|-----------------|------|------|--------|
| 0    | 0    | 0    | 0    | BUS_REORDER EN2 | 0    | 0    | 0      |
| W-0h | W-0h | W-0h | W-0h | W-0h            | W-0h | W-0h | R/W-0h |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 45. Register 72h Field Descriptions**

| Bit | Field           | Type | Reset | Description                    |
|-----|-----------------|------|-------|--------------------------------|
| 7-4 | 0               | W    | 0h    | Must write 0                   |
| 3   | BUS_REORDER EN2 | R/W  | 0h    | Must write 1 in DDC mode only. |
| 2-0 | 0               | W    | 0h    | Must write 0                   |

**8.5.3.4.11 Register ABh (address = ABh), Main Digital Page (6800h)**
**Figure 109. Register ABh**

|      |      |      |      |      |      |      |            |
|------|------|------|------|------|------|------|------------|
| 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0          |
| 0    | 0    | 0    | 0    | 0    | 0    | 0    | LSB SEL EN |
| W-0h | W-0h | W-0h | W-0h | W-0h | W-0h | W-0h | R/W-0h     |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 46. Register ABh Field Descriptions**

| Bit | Field      | Type | Reset | Description   |
|-----|------------|------|-------|---|
| 7-1 | 0          | W    | 0h    | Must write 0  |
| 0   | LSB SEL EN | R/W  | 0h    | This bit enables control for the LSB SELECT register bit.<br>0 = Default<br>1 = LSB of the 16-bit data (12-bit ADC data padded with four 0s as the LSBs) can be programmed as fast OVR using the LSB SELECT register bit. |

**8.5.3.4.12 Register ADh (address = ADh), Main Digital Page (6800h)**
**Figure 110. Register ADh**

|      |      |      |      |      |      |            |   |
|------|------|------|------|------|------|------------|---|
| 7    | 6    | 5    | 4    | 3    | 2    | 1          | 0 |
| 0    | 0    | 0    | 0    | 0    | 0    | LSB SELECT |   |
| W-0h | W-0h | W-0h | W-0h | W-0h | W-0h | R/W-0h     |   |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 47. Register ADh Field Descriptions**

| Bit | Field      | Type | Reset | Description   |
|-----|------------|------|-------|---|
| 7-2 | 0          | W    | 0h    | Must write 0  |
| 1-0 | LSB SELECT | R/W  | 0h    | These bits enable the output of the FOVR flag instead of the output data LSB. Ensure that the LSB SEL EN register bit is set to 1.<br>00 = Output is 16-bit data (12-bit ADC data padded with four 0s as the LSBs)<br>11 = The LSB of the 16-bit output data is replaced by the FOVR information for each channel |

**8.5.3.4.13 Register F7h (address = F7h), Main Digital Page (6800h)**
**Figure 111. Register F7h**

|      |      |      |      |      |      |      |           |
|------|------|------|------|------|------|------|-----------|
| 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0         |
| 0    | 0    | 0    | 0    | 0    | 0    | 0    | DIG RESET |
| W-0h | W-0h | W-0h | W-0h | W-0h | W-0h | W-0h | W-0h      |

LEGEND: W = Write only; -n = value after reset

**Table 48. Register F7h Field Descriptions**

| Bit | Field     | Type | Reset | Description  |
|-----|-----------|------|-------|--|
| 7-1 | 0         | W    | 0h    | Must write 0   |
| 0   | DIG RESET | W    | 0h    | This bit is the self-clearing reset for the digital block and does not include interleaving correction.<br>0 = Normal operation<br>1 = Digital reset |

**8.5.3.5 JESD Digital Page (6900h) Registers**

**8.5.3.5.1 Register 0h (address = 0h), JESD Digital Page (6900h)**

**Figure 112. Register 0h**

| 7      | 6    | 5    | 4           | 3             | 2          | 1           | 0           |
|--------|------|------|-------------|---------------|------------|-------------|-------------|
| CTRL K | 0    | 0    | TESTMODE EN | FLIP ADC DATA | LANE ALIGN | FRAME ALIGN | TX LINK DIS |
| R/W-0h | W-0h | W-0h | R/W-0h      | R/W-0h        | R/W-0h     | R/W-0h      | R/W-0h      |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 49. Register 0h Field Descriptions**

| Bit | Field         | Type | Reset | Description   |
|-----|---------------|------|-------|---|
| 7   | CTRL K        | R/W  | 0h    | This bit is the enable bit for a number of frames per multiframe. 0 = Default is five frames per multiframe<br>1 = Frames per multiframe can be set in register 06h   |
| 6-5 | 0             | W    | 0h    | Must write 0  |
| 4   | TESTMODE EN   | R/W  | 0h    | This bit generates the long transport layer test pattern mode, as per section 5.1.6.3 of the JESD204B specification.<br>0 = Test mode disabled<br>1 = Test mode enabled   |
| 3   | FLIP ADC DATA | R/W  | 0h    | 0 = Normal operation<br>1 = Output data order is reversed: MSB to LSB.  |
| 2   | LANE ALIGN    | R/W  | 0h    | This bit inserts the lane alignment character (K28.3) for the receiver to align to the lane boundary, as per section 5.3.3.5 of the JESD204B specification.<br>0 = Normal operation<br>1 = Inserts lane alignment characters  |
| 1   | FRAME ALIGN   | R/W  | 0h    | This bit inserts the lane alignment character (K28.7) for the receiver to align to the lane boundary, as per section 5.3.3.5 of the JESD204B specification.<br>0 = Normal operation<br>1 = Inserts frame alignment characters |
| 0   | TX LINK DIS   | R/W  | 0h    | This bit disables sending the initial link alignment (ILA) sequence when SYNC is deasserted.<br>0 = Normal operation<br>1 = ILA disabled  |

**8.5.3.5.2 Register 1h (address = 1h), JESD Digital Page (6900h)**
**Figure 113. Register 1h**

| 7        | 6           | 5           | 4 | 3 | 2         | 1 | 0 |
|----------|-------------|-------------|---|---|-----------|---|---|
| SYNC REG | SYNC REG EN | JESD FILTER |   |   | JESD MODE |   |   |
| R/W-0h   | R/W-0h      | R/W-0h      |   |   | R/W-01h   |   |   |

LEGEND: R/W = Read/Write; -n = value after reset

**Table 50. Register 1h Field Descriptions**

| Bit | Field       | Type | Reset | Description  |
|-----|-------------|------|-------|--|
| 7   | SYNC REG    | R/W  | 0h    | This bit is the register control for the sync request.<br>0 = Normal operation<br>1 = ADC output data are replaced with K28.5 characters; the SYNC REG EN register bit must also be set to 1   |
| 6   | SYNC REG EN | R/W  | 0h    | This bit enables register control for the sync request.<br>0 = Use the SYNC pin for sync requests<br>1 = Use the SYNC REG register bit for sync requests   |
| 5-3 | JESD FILTER | R/W  | 0h    | These bits and the JESD MODE bits set the correct LMFS configuration for the JESD interface. The JESD FILTER setting must match the configuration in the decimation filter page.<br>000 = Filter bypass mode<br>See <a href="#">Table 51</a> for valid combinations for register bits JESD FILTER along with JESD MODE.    |
| 2-0 | JESD MODE   | R/W  | 01h   | These bits select the number of serial JESD output lanes per ADC. The JESD PLL MODE register bit located in the JESD analog page must also be set accordingly.<br>001 = Default after reset(Eight active lanes)<br>See <a href="#">Table 51</a> for valid combinations for register bits JESD FILTER along with JESD MODE. |

**Table 51. Valid Combinations for JESD FILTER and JESD MODE Bits**

| REGISTER BIT JESD FILTER | REGISTER BIT JESD MODE | DECIMATION FACTOR                      | NUMBER OF ACTIVE LANES PER DEVICE |
|--------------------------|------------------------|--|-----------------------------------|
| 000                      | 100                    | No decimation                          | Four lanes are active             |
| 000                      | 010                    | No decimation                          | Four lanes are active             |
| 000                      | 001                    | No decimation<br>(default after reset) | Eight lanes are active            |
| 111                      | 001                    | 4X (1Q)                                | Four lanes are active             |
| 110                      | 001                    | 2X                                     | Four lanes are active             |
| 110                      | 010                    | 2X                                     | Two lanes are active              |
| 100                      | 001                    | 4X                                     | Two lanes are active              |
| 111                      | 010                    | 4X (1Q)                                | Two lanes are active              |
| 100                      | 010                    | 4X                                     | One lane is active                |

**8.5.3.5.3 Register 2h (address = 2h), JESD Digital Page (6900h)**
**Figure 114. Register 2h**

| 7                   | 6 | 5               | 4 | 3               | 2    | 1    | 0    |
|---------------------|---|-----------------|---|-----------------|------|------|------|
| LINK LAYER TESTMODE |   | LINK LAYER RPAT |   | LMFC MASK RESET | 0    | 0    | 0    |
| R/W-0h              |   | R/W-0h          |   | R/W-0h          | W-0h | W-0h | W-0h |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 52. Register 2h Field Descriptions**

| Bit | Field               | Type | Reset | Description  |
|-----|---------------------|------|-------|--|
| 7-5 | LINK LAYER TESTMODE | R/W  | 0h    | These bits generate a pattern as per section 5.3.3.8.2 of the JESD204B document.<br>000 = Normal ADC data<br>001 = D21.5 (high-frequency jitter pattern)<br>010 = K28.5 (mixed-frequency jitter pattern)<br>011 = Repeat initial lane alignment (generates a K28.5 character and continuously repeats lane alignment sequences)<br>100 = 12-octet RPAT jitter pattern<br>All others = Not used |
| 4   | LINK LAYER RPAT     | R/W  | 0h    | This bit changes the running disparity in the modified RPAT pattern test mode (only when the link layer test mode = 100).<br>0 = Normal operation<br>1 = Changes disparity   |
| 3   | LMFC MASK RESET     | R/W  | 0h    | This bit masks the LMFC reset coming to the digital block.<br>0 = LMFC reset is not masked<br>1 = Ignore the LMFC reset request  |
| 2-0 | 0                   | W    | 0h    | Must write 0   |

**8.5.3.5.4 Register 3h (address = 3h), JESD Digital Page (6900h)**
**Figure 115. Register 3h**

| 7                | 6               | 5 | 4 | 3 | 2 | 1                 | 0 |
|------------------|-----------------|---|---|---|---|-------------------|---|
| FORCE LMFC COUNT | LMFC COUNT INIT |   |   |   |   | RELEASE ILANE SEQ |   |
| R/W-0h           | R/W-0h          |   |   |   |   | R/W-0h            |   |

LEGEND: R/W = Read/Write; -n = value after reset

**Table 53. Register 3h Field Descriptions**

| Bit | Field             | Type | Reset | Description  |
|-----|-------------------|------|-------|--|
| 7   | FORCE LMFC COUNT  | R/W  | 0h    | This bit forces the LMFC count.<br>0 = Normal operation<br>1 = Enables using a different starting value for the LMFC counter   |
| 6-2 | MASK SYSREF       | R/W  | 0h    | When SYSREF transmits to the digital block, the LMFC count resets to 0 and K28.5 stops transmitting when the LMFC count reaches 31. The initial value that the LMFC count resets to can be set using LMFC COUNT INIT. In this manner, the receiver can be synchronized early because the LANE ALIGNMENT SEQUENCE is received early. The FORCE LMFC COUNT register bit must be enabled. |
| 1-0 | RELEASE ILANE SEQ | R/W  | 0h    | These bits delay the generation of the lane alignment sequence by 0, 1, 2, or 3 multiframes after the code group synchronization.<br>00 = 0<br>01 = 1<br>10 = 2<br>11 = 3  |

**8.5.3.5.5 Register 5h (address = 5h), JESD Digital Page (6900h)**
**Figure 116. Register 5h**

| 7             | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|---------------|------|------|------|------|------|------|------|
| SCRAMBLE EN   | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| R/W-Undefined | W-0h | W-0h | W-0h | W-0h | W-0h | W-0h | W-0h |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 54. Register 5h Field Descriptions**

| Bit | Field       | Type | Reset     | Description   |
|-----|-------------|------|-----------|---|
| 7   | SCRAMBLE EN | R/W  | Undefined | This bit is the scramble enable bit in the JESD204B interface.<br>0 = Scrambling disabled<br>1 = Scrambling enabled |
| 6-0 | 0           | W    | 0h        | Must write 0  |

8.5.3.5.6 Register 6h (address = 6h), JESD Digital Page (6900h)

Figure 117. Register 6h

|      |      |      |                            |   |   |   |   |  |
|------|------|------|----------------------------|---|---|---|---|--|
| 7    | 6    | 5    | 4                          | 3 | 2 | 1 | 0 |  |
| 0    | 0    | 0    | FRAMES PER MULTI FRAME (K) |   |   |   |   |  |
| W-0h | W-0h | W-0h | R/W-8h                     |   |   |   |   |  |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 55. Register 6h Field Descriptions

| Bit | Field                      | Type | Reset | Description   |
|-----|----------------------------|------|-------|---|
| 7-5 | 0                          | W    | 0h    | Must write 0  |
| 4-0 | FRAMES PER MULTI FRAME (K) | R/W  | 8h    | These bits set the number of multiframe. Actual K is the value in hex + 1 (that is, 0Fh is K = 16). |

8.5.3.5.7 Register 7h (address = 7h), JESD Digital Page (6900h)

Figure 118. Register 7h

|      |      |      |      |          |      |      |      |
|------|------|------|------|----------|------|------|------|
| 7    | 6    | 5    | 4    | 3        | 2    | 1    | 0    |
| 0    | 0    | 0    | 0    | SUBCLASS | 0    | 0    | 0    |
| W-0h | W-0h | W-0h | W-0h | R/W-1h   | W-0h | W-0h | W-0h |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 56. Register 7h Field Descriptions

| Bit | Field    | Type | Reset | Description   |
|-----|----------|------|-------|---|
| 7-4 | 0        | W    | 0h    | Must write 0  |
| 3   | SUBCLASS | R/W  | 1h    | This bit sets the JESD204B subclass. 000 = Subclass 0 is backward compatible with JESD204A 001 = Subclass 1 deterministic latency using the SYSREF signal |
| 2-0 | 0        | W    | 0h    | Must write 0  |

8.5.3.5.8 Register 16h (address = 16h), JESD Digital Page (6900h)

Figure 119. Register 16h

|      |      |        |            |      |      |      |      |
|------|------|--------|------------|------|------|------|------|
| 7    | 6    | 5      | 4          | 3    | 2    | 1    | 0    |
| 1    | 0    | 0      | LANE SHARE | 0    | 0    | 0    | 0    |
| W-1h | W-0h | R/W-0h | W-0h       | W-0h | W-0h | W-0h | W-0h |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 57. Register 16h Field Descriptions

| Bit | Field      | Type | Reset | Description   |
|-----|------------|------|-------|---|
| 7   | 1          | W    | 1h    | Must write 1  |
| 6-5 | 0          | W    | 0h    | Must write 0  |
| 4   | LANE SHARE | R/W  | 0h    | When using decimate-by-4, the data of both channels are output over one lane (LMFS = 1241). 0 = Normal operation (each channel uses one lane) 1 = Lane sharing is enabled, both channels share one lane (LMFS = 1241) |
| 3-0 | 0          | W    | 0h    | Must write 0  |



**8.5.3.5.9 Register 31h (address = 31h), JESD Digital Page (6900h)**
**Figure 120. Register 31h**

|                     |   |   |   |   |   |   |   |
|---------------------|---|---|---|---|---|---|---|
| 7                   | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DA_BUS_REORDER[7:0] |   |   |   |   |   |   |   |
| R/W-0h              |   |   |   |   |   |   |   |

LEGEND: R/W = Read/Write; -n = value after reset

**Table 58. Register 31h Field Descriptions**

| Bit | Field               | Type | Reset | Description  |
|-----|---------------------|------|-------|--|
| 7-0 | DA_BUS_REORDER[7:0] | R/W  | 0h    | Use these bits to program output connections between data streams and output lanes in decimate-by-2 and decimate-by-4 mode. <a href="#">Table 14</a> lists the supported combinations of these bits. |

**8.5.3.5.10 Register 32h (address = 32h), JESD Digital Page (6900h)**
**Figure 121. Register 32h**

|                     |   |   |   |   |   |   |   |
|---------------------|---|---|---|---|---|---|---|
| 7                   | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DB_BUS_REORDER[7:0] |   |   |   |   |   |   |   |
| R/W-0h              |   |   |   |   |   |   |   |

LEGEND: R/W = Read/Write; -n = value after reset

**Table 59. Register 32h Field Descriptions**

| Bit | Field               | Type | Reset | Description  |
|-----|---------------------|------|-------|--|
| 7-0 | DB_BUS_REORDER[7:0] | R/W  | 0h    | Use these bits to program output connections between data streams and output lanes in decimate-by-2 and decimate-by-4 mode. <a href="#">Table 14</a> lists the supported combinations of these bits. |

**8.5.3.6 JESD Analog Page (6A00h) Registers**
**8.5.3.6.1 Registers 12h-5h (addresses = 12h-5h), JESD Analog Page (6A00h)**
**Figure 122. Register 12h**

| 7              | 6 | 5 | 4 | 3 | 2 | 1    | 0    |
|----------------|---|---|---|---|---|------|------|
| SEL EMP LANE 1 |   |   |   |   |   | 0    | 0    |
| R/W-0h         |   |   |   |   |   | W-0h | W-0h |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Figure 123. Register 13h**

| 7              | 6 | 5 | 4 | 3 | 2 | 1    | 0    |
|----------------|---|---|---|---|---|------|------|
| SEL EMP LANE 0 |   |   |   |   |   | 0    | 0    |
| R/W-0h         |   |   |   |   |   | W-0h | W-0h |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Figure 124. Register 14h**

| 7              | 6 | 5 | 4 | 3 | 2 | 1    | 0    |
|----------------|---|---|---|---|---|------|------|
| SEL EMP LANE 2 |   |   |   |   |   | 0    | 0    |
| R/W-0h         |   |   |   |   |   | W-0h | W-0h |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Figure 125. Register 15h**

| 7              | 6 | 5 | 4 | 3 | 2 | 1    | 0    |
|----------------|---|---|---|---|---|------|------|
| SEL EMP LANE 3 |   |   |   |   |   | 0    | 0    |
| R/W-0h         |   |   |   |   |   | W-0h | W-0h |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 60. Registers 12h-15h Field Descriptions**

| Bit | Field                                       | Type | Reset | Description  |
|-----|---|------|-------|--|
| 7-2 | SEL EMP LANE x<br>(where x = 1, 0, 2, or 3) | R/W  | 0h    | These bits select the amount of de-emphasis for the JESD output transmitter. The de-emphasis value in decibels (dB) is measured as the ratio between the peak value after the signal transition to the settled value of the voltage in one bit period.<br>000000 = 0 dB<br>000001 = -1 dB<br>000011 = -2 dB<br>000111 = -4.1 dB<br>001111 = -6.2 dB<br>011111 = -8.2 dB<br>111111 = -11.5 dB |
| 1-0 | 0   | W-0h | 0h    | Must write 0   |

**8.5.3.6.2 Register 16h (address = 16h), JESD Analog Page (6A00h)**
**Figure 126. Register 16h**

|      |      |      |      |      |      |               |   |
|------|------|------|------|------|------|---------------|---|
| 7    | 6    | 5    | 4    | 3    | 2    | 1             | 0 |
| 0    | 0    | 0    | 0    | 0    | 0    | JESD PLL MODE |   |
| W-0h | W-0h | W-0h | W-0h | W-0h | W-0h | R/W-0h        |   |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 61. Register 16h Field Descriptions**

| Bit | Field         | Type | Reset | Description  |
|-----|---------------|------|-------|--|
| 7-2 | 0             | W    | 0h    | Must write 0   |
| 1-0 | JESD PLL MODE | R/W  | 0h    | These bits select the JESD PLL multiplication factor and must match the JESD MODE setting.<br>00 = 20X mode<br>01 = Not used<br>10 = 40X mode<br>11 = Not used<br>See <a href="#">Table 14</a> for a programming summary of the DDC modes and JESD link configuration. |

**8.5.3.6.3 Register 17h (address = 17h), JESD Analog Page (6A00h)**
**Figure 127. Register 17h**

|      |           |      |      |      |      |      |      |
|------|-----------|------|------|------|------|------|------|
| 7    | 6         | 5    | 4    | 3    | 2    | 1    | 0    |
| 0    | PLL RESET | 0    | 0    | 0    | 0    | 0    | 0    |
| W-0h | W-0h      | W-0h | W-0h | W-0h | W-0h | W-0h | W-0h |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 62. Register 17h Field Descriptions**

| Bit | Field     | Type | Reset | Description  |
|-----|-----------|------|-------|--|
| 7   | 0         | W    | 0h    | Must write 0   |
| 6   | PLL RESET | R/W  | 0h    | Pulse this bit after powering up the device; see <a href="#">Table 65</a> .<br>0 = Default<br>0 → 1 → 0 = The PLL RESET bit is pulsed. |
| 5-0 | 0         | W    | 0h    | Must write 0   |

**8.5.3.6.4 Register 1Ah (address = 1Ah), JESD Analog Page (6A00h)**
**Figure 128. Register 1Ah**

|      |      |      |      |      |      |          |      |
|------|------|------|------|------|------|----------|------|
| 7    | 6    | 5    | 4    | 3    | 2    | 1        | 0    |
| 0    | 0    | 0    | 0    | 0    | 0    | FOVR CHA | 0    |
| W-0h | W-0h | W-0h | W-0h | W-0h | W-0h | R/W-0h   | W-0h |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 63. Register 1Ah Field Descriptions**

| Bit | Field    | Type | Reset | Description  |
|-----|----------|------|-------|--|
| 7-2 | 0        | W    | 0h    | Must write 0   |
| 1   | FOVR CHA | R/W  | 0h    | This bit outputs the FOVR signal for channel A on the PDN pin. FOVR CHA EN (register 1Bh, bit 3) must be enabled for this bit to function.<br>0 = Normal operation<br>1 = The FOVR signal of channel A is available on the PDN pin |
| 0   | 0        | W    | 0h    | Must write 0   |

**8.5.3.6.5 Register 1Bh (address = 1Bh), JESD Analog Page (6A00h)**
**Figure 129. Register 1Bh**

| 7          | 6 | 5 | 4    | 3           | 2    | 1    | 0    |
|------------|---|---|------|-------------|------|------|------|
| JESD SWING |   |   | 0    | FOVR CHA EN | 0    | 0    | 0    |
| R/W-0h     |   |   | W-0h | R/W-0h      | W-0h | W-0h | W-0h |

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 64. Register 1Bh Field Descriptions**

| Bit | Field       | Type | Reset | Description  |
|-----|-------------|------|-------|--|
| 7-5 | JESD SWING  | R/W  | 0h    | These bits select the output amplitude $V_{OD}$ (mV <sub>PP</sub> ) of the JESD transmitter (for all lanes).<br>0 = 860 mV <sub>PP</sub><br>1 = 810 mV <sub>PP</sub><br>2 = 770 mV <sub>PP</sub><br>3 = 745 mV <sub>PP</sub><br>4 = 960 mV <sub>PP</sub><br>5 = 930 mV <sub>PP</sub><br>6 = 905 mV <sub>PP</sub><br>7 = 880 mV <sub>PP</sub> |
| 4   | 0           | W    | 0h    | Must write 0   |
| 3   | FOVR CHA EN | R/W  | 0h    | This bit enables overwrites of the PDN pin with the FOVR signal from channel A.<br>0 = Normal operation<br>1 = PDN is overwritten  |
| 2-0 | 0           | W    | 0h    | Must write 0   |

## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

#### 9.1.1 Start-Up Sequence

The steps described in [Table 65](#) are recommended as the power-up sequence with the ADS54J20 in 20X mode (LMFS = 8224).

**Table 65. Initialization Sequence**

| STEP   | SEQUENCE  | DESCRIPTION   | PAGE BEING PROGRAMMED         | COMMENT   |  |
|--|---|---|-------------------------------|---|--|
| 1  | Power-up the device   | Bring up IOVDD to 1.15 V before applying power to DVDD. Bring up DVDD to 1.9 V, AVDD to 1.9 V, and AVDD3V to 3.0 V. | —                             | See the <a href="#">Power Sequencing and Initialization</a> section for power sequence requirements.                                    |  |
| 2  | Reset the device  | <b>Hardware reset</b>   |                               |   |  |
|  |   | Apply a hardware reset by pulsing pin 48 (low → high → low).  | —                             | A hardware reset clears all registers to their default values.  |  |
|  |   | <b>Register writes are equivalent to a hardware reset.</b>  |                               |   |  |
|  |   | Write address 0-000h with 81h.  | General register              | Reset registers in the ADC and master pages of the analog bank.<br>This bit is a self-clearing bit.                                     |  |
|  |   | Write address 4-001h with 00h and address 4-002h with 00h.  | Unused page                   | Clear any unwanted content from the unused pages of the JESD bank.  |  |
|  |   | Write address 4-003h with 00h and address 4-004h with 68h.  | —                             | Select the main digital page of the JESD bank.  |  |
|  |   | Write address 6-0F7h with 01h for channel A.  | Main digital page (JESD bank) | Use the DIG RESET register bit to reset all pages in the JESD bank.<br>This bit is a self-clearing bit.                                 |  |
| Write address 6-000h with 01h, then address 6-000h with 00h. | Pulse the PULSE RESET register bit for channel A.   |   |                               |   |  |
| 3  | Performance modes   | Write address 0-011h with 80h.  | —                             | Select the master page of the analog bank.  |  |
|  |   | Write address 0-059h with 20h.  | Master page (analog bank)     | Set the ALWAYS WRITE 1 bit.   |  |
| 4  | Program desired registers for decimation options and JESD link configuration  | <b>Default register writes for DDC modes and JESD link configuration (LMFS = 8224).</b>                             |                               |   |  |
|  |   | Write address 4-003h with 00h and address 4-004h with 69h.  | —                             | Select the JESD digital page.   |  |
|  |   | Write address 6-000h with 80h.  | JESD digital page (JESD bank) | Set the CTRL K bit for both channels by programming K according to the SYSREF signal later on in the sequence.                          |  |
|  |   | JESD link is configured with LMFS = 8224 by default with no decimation.   |                               | See <a href="#">Table 14</a> for configuring the JESD digital page registers for the desired LMFS and programming appropriate DDC mode. |  |
|  |   | Write address 4-003h with 00h and address 4-004h with 6Ah.  | —                             | Select the JESD analog page.  |  |
|  |   | JESD link is configured with LMFS = 8224 by default with no decimation.   | JESD analog page (JESD bank)  | See <a href="#">Table 14</a> for configuring the JESD analog page registers for the desired LMFS and programming appropriate DDC mode.  |  |
|  |   | Write address 6-017h with 40h.  |                               | PLL reset.  |  |
|  |   | Write address 6-017h with 00h.  |                               | PLL reset clear.  |  |
|  |   | Write address 4-003h with 00h and address 4-004h with 68h.  | —                             | Select the main digital page.   |  |
|  |   | JESD link is configured with LMFS = 8224 by default with no decimation.   | Main digital page (JESD bank) | See <a href="#">Table 14</a> for configuring the main digital page registers for the desired LMFS and programming appropriate DDC mode. |  |
| Write address 6-000h with 01h and address 6-000h with 00h.   | Pulse the PULSE RESET register bit. All settings programmed in the main digital page take effect only after this bit is pulsed. |   |                               |   |  |

**Table 65. Initialization Sequence (continued)**

| STEP | SEQUENCE   | DESCRIPTION  | PAGE BEING PROGRAMMED         | COMMENT   |
|------|--|--|-------------------------------|---|
| 5    | Set the value of K and the SYSREF signal frequency accordingly | Write address 4-003h with 00h and address 4-004h with 69h. | —                             | Select the JESD digital page.   |
|      |  | Write address 6-006h with XXh (choose the value of K).     | JESD digital page (JESD bank) | See the <a href="#">SYSREF Signal</a> section to choose the correct frequency for SYSREF.           |
| 6    | JESD lane alignment  | Pull the SYNCB pin (pin 63) low.                           | —                             | Transmit K28.5 characters.  |
|      |  | Pull the SYNCB pin high.                                   |                               | After the receiver is synchronized, initiate an ILA phase and subsequent transmissions of ADC data. |

### 9.1.2 Hardware Reset

Figure 130 and Table 66 show the timing for a hardware reset.




Figure 130. Hardware Reset Timing Diagram

Table 66. Timing Requirements for Figure 130

|           |  | MIN | TYP | MAX | UNIT |
|-----------|--|-----|-----|-----|------|
| $t_{PU}$  | Power-on delay from power-up to an active high RESET pulse | 1   |     |     | ms   |
| $t_{RST}$ | Reset pulse duration: active high RESET pulse duration     | 10  |     |     | ns   |
| $t_{WR}$  | Register write delay from RESET disable to SEN active      | 100 |     |     | ns   |

### 9.1.3 SNR and Clock Jitter

The signal-to-noise ratio (SNR) of the ADC is limited by three different factors: quantization noise, thermal noise, and jitter, as shown in Equation 4. The quantization noise is typically not noticeable in pipeline converters and is 74 dBFS for a 12-bit ADC. The thermal noise limits SNR at low input frequencies and the clock jitter sets SNR for higher input frequencies.

$$SNR_{ADC} [dBc] = -20 \log \sqrt{\left(10^{-\frac{SNR_{Quantization\ Noise}}{20}}\right)^2 + \left(10^{-\frac{SNR_{Thermal\ Noise}}{20}}\right)^2 + \left(10^{-\frac{SNR_{Jitter}}{20}}\right)^2} \quad (4)$$

The SNR limitation resulting from sample clock jitter can be calculated by Equation 5:

$$SNR_{jitter} [dBc] = -20 \log(2\pi \times f_{in} \times T_{jitter}) \quad (5)$$

The total clock jitter ( $T_{jitter}$ ) has two components: the internal aperture jitter ( $130 f_S$ ) is set by the noise of the clock input buffer and the external clock jitter.  $T_{jitter}$  can be calculated by Equation 6:

$$T_{jitter} = \sqrt{(T_{jitter, Ext\_Clock\_Input})^2 + (T_{Aperture\_ADC})^2} \quad (6)$$


External clock jitter can be minimized by using high-quality clock sources and jitter cleaners as well as band-pass filters at the clock input. A faster clock slew rate also improves the ADC aperture jitter.

# ADS54J20

ZHCSF28B – MAY 2016 – REVISED JANUARY 2017

www.ti.com.cn

The ADS54J20 has a thermal noise of approximately 71.1 dBFS and an internal aperture jitter of 120  $f_s$ . SNR, depending on the amount of external jitter for different input frequencies, is shown in [Figure 131](#).




**Figure 131. SNR versus Input Frequency and External Clock Jitter**



## 9.2 Typical Application

The ADS54J20 is designed for wideband receiver applications demanding excellent dynamic range over a large input frequency range. A typical schematic for an ac-coupled receiver is shown in [Figure 132](#).



NOTE: GND = AGND and DGND are connected in the PCB layout.


**Figure 132. AC-Coupled Receiver**

## Typical Application (continued)


### 9.2.1 Design Requirements

#### 9.2.1.1 Transformer-Coupled Circuits

Typical applications involving transformer-coupled circuits are discussed in this section. Transformers (such as ADT1-1WT or WBC1-1) can be used up to 300 MHz to achieve good phase and amplitude balances at the ADC inputs. When designing dc-driving circuits, the ADC input impedance must be considered. Figure 133 and Figure 134 show the impedance ( $Z_{IN} = R_{IN} \parallel C_{IN}$ ) across the ADC input pins.



By using the simple drive circuit of Figure 135, uniform performance can be obtained over a wide frequency range. The buffers present at the analog inputs of the device help isolate the external drive source from the switching currents of the sampling circuit.



Copyright © 2016, Texas Instruments Incorporated

Figure 135. Input Drive Circuit


### 9.2.2 Detailed Design Procedure

For optimum performance, the analog inputs must be driven differentially. This architecture improves common-mode noise immunity and even-order harmonic rejection. A small resistor (5 Ω to 10 Ω) in series with each input pin is recommended to damp out ringing caused by package parasitics, as shown in Figure 135.

## Typical Application (continued)

### 9.2.3 Application Curves

Figure 136 and Figure 137 show the typical performance at 170 MHz and 230 MHz, respectively.




## 10 Power Supply Recommendations

The device requires a 1.15-V nominal supply for IOVDD, a 1.9-V nominal supply for DVDD, a 1.9-V nominal supply for AVDD, and a 3.0-V nominal supply for AVDD3V. For detailed information regarding the operating voltage minimum and maximum specifications of different supplies, see the [Recommended Operating Conditions](#) table.

## 10.1 Power Sequencing and Initialization

Figure 138 shows the suggested power-up sequencing for the device. Note that the 1.15-V IOVDD supply must rise before the 1.9-V DVDD supply. If the 1.9-V DVDD supply rises before the 1.15-V IOVDD supply, then the internal default register settings may not load properly. The other supplies (the 3-V AVDD3V and the 1.9-V AVDD), can come up in any order during the power sequence. The power supplies can ramp up at any rate and there is no hard requirement for the time delay between IOVDD ramp up to DVDD ramp-up (can be in orders of microseconds but is recommend to be a few milliseconds).



**Figure 138. Power Sequencing for the ADS54Jxx Family of Devices**


## 11 Layout

### 11.1 Layout Guidelines

The device evaluation module (EVM) layout can be used as a reference layout to obtain the best performance. A layout diagram of the EVM top layer is provided in [Figure 139](#). The *ADS54J20EVM User's Guide (SLAU687)*, provides a complete layout of the EVM. Some important points to remember during board layout are:

- Analog inputs are located on opposite sides of the device pinout to ensure minimum crosstalk on the package level. To minimize crosstalk onboard, the analog inputs must exit the pinout in opposite directions, as illustrated in the reference layout of [Figure 139](#) as much as possible.
- In the device pinout, the sampling clock is located on a side perpendicular to the analog inputs in order to minimize coupling between them. This configuration is also maintained on the reference layout of [Figure 139](#) as much as possible.
- Keep digital outputs away from the analog inputs. When these digital outputs exit the pinout, the digital output traces must not be kept parallel to the analog input traces because this configuration can result in coupling from the digital outputs to the analog inputs and degrade performance. All digital output traces to the receiver [such as a field-programmable gate arrays (FPGAs) or application-specific integrated circuits (ASICs)] must be matched in length to avoid skew among outputs.
- At each power-supply pin (AVDD, DVDD, or AVDDD3V), keep a 0.1- $\mu$ F decoupling capacitor close to the device. A separate decoupling capacitor group consisting of a parallel combination of 10- $\mu$ F, 1- $\mu$ F, and 0.1- $\mu$ F capacitors can be kept close to the supply source.

## 11.2 Layout Example



Copyright © 2016, Texas Instruments Incorporated

Figure 139. ADS54J20EVM Layout

## 12 器件和文档支持

### 12.1 文档支持

#### 12.1.1 相关文档

相关文档如下：

- [ADS54J40 双通道 14 位 1.0GSPS 模数转换器](#)
- [ADS54J42 双通道、14 位、625MSPS 模数转换器](#)
- [ADS54J60 双通道 16 位 1.0GSPS 模数转换器](#)
- [ADS54J66 具有集成 DDC 的四通道、14 位、500MSPS ADC](#)
- [ADS54J69 双通道、16 位、500 MSPS 模数转换器](#)
- [《ADS54J20EVM 用户指南》](#)

### 12.2 接收文档更新通知

如需接收文档更新通知，请访问 [www.ti.com.cn](http://www.ti.com.cn) 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后，即可每周定期收到已更改的产品信息。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录。

### 12.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.4 商标

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 12.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

**PACKAGING INFORMATION**

| Orderable Device | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| ADS54J20IRMP     | ACTIVE        | VQFN         | RMP             | 72   | 168         | RoHS & Green    | NIPDAU                               | Level-3-260C-168 HR  | -40 to 85    | AZ54J20                 | <a href="#">Samples</a> |
| ADS54J20IRMPT    | ACTIVE        | VQFN         | RMP             | 72   | 250         | RoHS & Green    | NIPDAU                               | Level-3-260C-168 HR  | -40 to 85    | AZ54J20                 | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






**TRAY**


Chamfer on Tray corner indicates Pin 1 orientation of packed units.

\*All dimensions are nominal

| Device       | Package Name | Package Type | Pins | SPQ | Unit array matrix | Max temperature (°C) | L (mm) | W (mm) | K0 (µm) | P1 (mm) | CL (mm) | CW (mm) |
|--------------|--------------|--------------|------|-----|-------------------|----------------------|--------|--------|---------|---------|---------|---------|
| ADS54J20IRMP | RMP          | VQFNP        | 72   | 168 | 8 X 21            | 150                  | 315    | 135.9  | 7620    | 14.65   | 11      | 11.95   |


# RMP0072A



# PACKAGE OUTLINE

## VQFN - 0.9 mm max height

VQFN



4221047/B 02/2014

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT

RMP0072A

VQFN - 0.9 mm max height

VQFN



4221047/B 02/2014

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see QFN/SON PCB application report in literature No. SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).

# EXAMPLE STENCIL DESIGN

RMP0072A

VQFN - 0.9 mm max height

VQFN



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD  
62% PRINTED SOLDER COVERAGE BY AREA  
SCALE:8X

4221047/B 02/2014

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司