## ADS54J60 双通道 16 位 1．0GSPS 模数转换器

1 特性

- 16 位分辨率，双通道，1GSPS ADC
- 本底噪声：$-159 \mathrm{dBFS} / \mathrm{Hz}$
- 频谱性能（ $\mathrm{f}_{\mathrm{N}}=170 \mathrm{MHz},-1 \mathrm{dBFS}$ ）：
- 信噪比（SNR）：70dBFS
- 噪声频谱密度（NSD）：－157dBFS／Hz
- SFDR： 86 dBc （包括交错音调）
- SFDR：89dBc（不包括 HD2，HD3 和交错音调）
－频谱性能（ $\mathrm{f}_{\mathrm{IN}}=350 \mathrm{MHz},-1 \mathrm{dBFS}$ ）：
－SNR：67．5dBFS
－NSD：－154．5dBFS／Hz
－SFDR：75dBc
－SFDR：85dBc（不包括 HD2，HD3 和交错音调）
- 通道隔离：$f_{\mathrm{N}}=170 \mathrm{MHz}$ 时为 100 dBc
- 输入满标度： $1.9 \mathrm{~V}_{\mathrm{PP}}$
- 输入带宽（3dB）： 1.2 GHz
- 片上抖动
- 集成宽带 DDC 块
- 支持子类 1 的 JESD204B 接口：
- 10．0Gbps 时每个 ADC 具有 2 条信道
- 5．0Gbps 时每个 ADC 具有 4 条信道
- 支持多芯片同步
- 功耗：1GSPS 时为 $1.35 \mathrm{~W} /$ 通道
- 封装： 72 引脚 VQFNP（ $10 \mathrm{~mm} \times 10 \mathrm{~mm}$ ）


## 2 应用

- 雷达和天线阵列
- 无线宽带
- 电缆 CMTS，DOCSIS 3.1 接收器
- 通信测试设备
- 微波接收器
- 软件定义无线电（SDR）
- 数字转换器
- 医疗成像和诊断


## 3 说明

ADS54J60 是一款低功耗，高带宽 16 位，1．0GSPS双通道模数转换器（ADC）。该器件经设计具有高信噪比（SNR），可提供 $-159 \mathrm{dBFS} / \mathrm{Hz}$ 的噪底，从而协助应用在宽瞬时带宽内 实现最高动态范围。该器件支持 JESD204B 串行接口，数据传输速率高达 10Gbps，每个 ADC 可支持 2 或 4 条通道。已缓冲模拟输入在大大减少采样保持毛刺脉冲能量的同时，在宽频率范围内提供统一的输入阻抗。可选择将每个 ADC 通道连接至数字下变频器（DDC）模块。ADS54J60 以超低功耗在宽输入频率范围内提供出色的无杂散动态范围 （SFDR）。
JESD204B 接口减少了接口线路数，从而实现高系统集成度。内部锁相环（PLL）会将ADC 采样时钟加倍，以获得串行化各通道的 16 位数据时所使用的位时钟。

器件信息

| 器件型号 | 封装 | 封装尺寸（标称值） |
| :--- | :---: | :---: |
| ADS54J60 | $\operatorname{VQFNP}(72)$ | $10.00 \mathrm{~mm} \times 10.00 \mathrm{~mm}$ |

（1）如需了解所有可用封装，请参阅产品说明书末尾的可订购产品附录。


## 目录

1 特性 ..... 1
2 应用 ..... 1
3 说明 ..... 1
4 修订历史记录 ..... 2
5 Device Comparison Table ..... 5
6 Pin Configuration and Functions ..... 5
7 Specifications ..... 7
7．1 Absolute Maximum Ratings ..... 7
7．2 ESD Ratings ..... 7
7．3 Recommended Operating Conditions ..... 7
7．4 Thermal Information ..... 8
7．5 Electrical Characteristics ..... 8
7．6 AC Characteristics ..... 9
Digital Characteristics ..... 12
7．8 Timing Requirements ..... 13
7．9 Typical Characteristics ..... 15
7．10 Typical Characteristics：Contour． ..... 24
8 Detailed Description ..... 25
8．1 Overview ..... 25
8．2 Functional Block Diagram ..... 25
8．3 Feature Description ..... 26
8．4 Device Functional Modes． ..... 34
8．5 Register Maps ..... 45
9 Application and Implementation ..... 74
9．1 Application Information． ..... 74
9．2 Typical Application ..... 83
10 Power Supply Recommendations ..... 85
10．1 Power Sequencing and Initialization ..... 86
11 Layout． ..... 87
11．1 Layout Guidelines ..... 87
11．2 Layout Example ..... 88
12 器件和文档支持 ..... 89
12.1 文档支持 ..... 89
12.2 接收文档更新通知 ..... 89
12.3 社区资源 ..... 89
12.4 商标 ..... 89
12.5 静电放电警告 ..... 89
12.6 术语表 ..... 89
13 机械，封装和可订购信息 ..... 89

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。
Changes from Revision C（January 2017）to Revision D Page
－已更改 170 MHz 输入信号的 FFT 图 ..... 1
－Changed the description of the CLKINM，CLKINP，SYSREFM，SYSREFP，and PDN pins in Pin Functions table ..... 6
－Changed typical values across parameters in AC Characteristics table ..... 9
－Changed value of $\mathrm{A}_{\text {IN }}$ from -1 dBFS to -3 dBFS in 470 MHz test condition across all parameters in $A C$ Characteristics table ..... 9
－Added ENOB parameter to AC Characteristics table ..... 11
－Changed the first footnote in Timing Characteristics table． ..... 13
－Changed the typical value of FOVR latency from $18+4$ ns to 18 in Timing Characteristics table ..... 13
－Changed parameter name from $t_{P D}$ to $t_{P D I}$ in Timing Characteristics table ..... 13
－Changed FFT for $170-\mathrm{MHz}$ Input Signal figure ..... 15
－Changed FFT for $470-\mathrm{MHz}$ Input Signal at -3 dBFS figure，title，and conditions ..... 16
－Changed conditions of FFT for $720-\mathrm{MHz}$ Input Signal at -6 dBFS figure ..... 16
－Changed Spurious－Free Dynamic Range vs Input Frequency figure ..... 17
－Changed DDC Block figure ..... 27
－Deleted register address 53 from Register Address for Power－Down Modes table ..... 33
－Added last sentence to Step 4 in Serial Register Readout：Analog Bank section ..... 36
－Added last sentence to Step 4 in Serial Register Readout：JESD Bank section ..... 37
－Added SDOUT Timing Diagram figure ..... 38
－Deleted unrelated patterns in in JESD204B Test Patterns section ..... 40
－Changed Serial Interface Registers figure． ..... 45
－Added register addresses 1 h and 2 h and their descriptions to GENERAL REGISTERS in Register Map section ..... 46
－Changed the name of MASTER PAGE（80h）to MASTER PAGE（ANALOG BANK PAGE SEL＝80h in Register Map table ..... 46
－Changed register $53 h$ and $54 h$ ，and their descriptions to MASTER PAGE（ANALOG BANK PAGE SEL＝80h）in

## 修订历史记录（接下页）

Register Map section ..... 46
－Changed the name of $A D C$ PAGE（OFh）to ADC PAGE（ANALOG BANK PAGE SEL＝0Fh）in Register Map table ..... 46
－Changed the name of MAIN DIGITAL PAGE（6800h）to MAIN DIGITAL PAGE（JESD BANK PAGE SEL＝6800h）in Register Map table ..... 46
－Changed bit 5，register 4E of MAIN DIGITAL PAGE（JESD BANK PAGE SEL $=6800 \mathrm{~h}$ ）from 0 to $\operatorname{IMPROVE}$ IL PERF ..... 46
－Changed the name of JESD DIGITAL PAGE（6900h）to JESD DIGITAL PAGE（JESD BANK PAGE SEL＝6900h）in Register Map table ..... 47
－Changed the name of JESD ANALOG PAGE（6A00h）to JESD ANALOG PAGE（JESD BANK PAGE SEL＝6A00h） in Register Map table． ..... 47
－Changed bit 1，register 12 of JESD ANALOG PAGE（6A00h）from 0 to ALWAYS WRITE 1 ..... 47
－Changed bits 5 and 3 ，register 17 of JESD ANALOG PAGE（JESD BANK PAGE SEL $=6 A 00 h$ ）from 0 to LANE PDN 1 and from 0 to $L A N E$ PDN 0 respectively ..... 47
－Added OFFSET READ Page and OFFSET LOAD Page registers to Register Map table． ..... 47
－Added ADS54J60 Access Type Codes table，deleted legends from Register Descriptions section ..... 49
－Added register 1h and 2h to Register Descriptions section ..... 50
－Changed description of Registers $3 h$ and $4 h$（address $=3 h$ and $4 h$ ）in General Registers Page ..... 51
－Changed description of bit 0 in Register 4Fh（address＝4Fh），Master Page（080h） ..... 55
－Changed the description of registers 53h and 54h ..... 56
－Changed 9.5 dB to 12 dB in description of bits 6－0 in Register 44h（address $=44 \mathrm{~h}$ ），Main Digital Page（6800h） ..... 59
－Changed bit 5 from 0 the IMPROVE IL PERF and changed Register 4Eh Field Descriptions table in Register 4Eh （address $=4 E h$ ），Main Digital Page（6800h） ..... 61
－Changed bit 1 from 0 to ALWAYS WRITE 1 in Register 12h（address＝12h），JESD Analog Page（6A00h） ..... 68
－Changed bit 1 from ALWAYS WRITE 1 to 0 in register 15h bit register ..... 69
－Added $x$（where $x=0$ ，2，or 3）to bits 7－2 in Register 13h－15h Field Descriptions table of Registers 13h－15h （address $=13 h-15 h$ ），JESD Analog Page（6A00h） ..... 69
－Changed bit 6 from $W$ to $R / W$ ，bit 5 from 0 to LANE PDN 1 and from $W$ to $R / W$ ，and changed bit 3 from 0 to LANE PDN 0 and from $W$ to $R / W$ in Register 17h bit register table of Register 17h（address＝17h），JESD Analog Page （6A00h） ..... 70
－Changed bits 5－0 of Register 17h Field Descriptions table in Register 17h（address＝17h），JESD Analog Page （6A00h） ..... 70
－Added Offset Read Page Register and Offset Load Page Register sections to Register Descriptions section ..... 72
－Added DC Offset Correction Block in the ADS54J60 section ..... 78
－Changed $\pm 512$ codes to $\pm 1024$ codes in DC Offset Correction Block in the ADS54J60 section ..... 78
－Added Idle Channel Histogram section ..... 82
－Added transformer TC1－1－13M＋to Transformer－Coupled Circuits section． ..... 84
－Added note to Layout Guidelines section ..... 87
Changes from Revision B（August 2015）to Revision C ..... Page
－已更改 频谱性能特性要点的 最后一个子要点中的 SFDR 值 ..... 1
－已更改 器件信息表 ..... 1
－Added CDM row to ESD Ratings table． ..... 7
－Changed the minimum value for the input clock frequency in the Recommended Operating Conditions table ..... 7
－Added minimum value to the ADC sampling rate parameter in the Electrical Characteristics table ..... 8
－Added $720-\mathrm{MHz}$ test condition rows to SNR，NSD，SINAD，SFDR，HD2，HD3，Non HD2，HD3，THD，and SFDR＿IL parameters of AC Characteristics table ..... 9
－Changed typical specification of SFDR parameter in AC Characteristics table ..... 10
－Changed Sample Timing，Aperture jitter parameter typical specification in Timing Characteristics section． ..... 13
－Added the FOVR latency parameter to the Timing Characteristics table． ..... 13
－Added FFT for 720－MHz Input Signal at -6 dBFS figure ..... 16
－Added Typical Characteristics：Contour section ..... 24
－Changed Overview section ..... 25
－Changed Functional Block Diagram section：changed Control and SPI block and added dashed outline to FOVR traces ..... 25
－Added Figure 60 and text reference to Analog Inputs section ..... 27
－Changed SYSREF Signal section：changed Table 4 and added last paragraph ..... 30
－Added SYSREF Not Present（Subclass 0，2）section ..... 31
－Changed the number of clock cycles in the Fast OVR section ..... 32
－Changed Table 10 and Table 11 ..... 41
－Changed Table 12 and Table 13 ..... 42
－Deleted Lane Enable with Decimation subsection ..... 42
－Added the Program Summary of DDC Modes and JESD Link Configuration table ..... 43
－Added Figure 84 to Register Maps section ..... 45
－Changed Table 15 ..... 46
－Deleted register 39h，3Ah，and 56h ..... 46
－Changed Example Register Writes section ..... 49
－Updated register descriptions ..... 50
－Added Table 54 ..... 64
－Deleted row for bit 1 in Table 64 as bit 1 is included in last table row ..... 69
－Changed Table 75 ..... 75
－Changed internal aperture jitter value in SNR and Clock Jitter section ..... 78
－Changed Figure 141 ..... 78
－Changed Power Supply Recommendations section ..... 85
－Added the Power Sequencing and Initialization section ..... 86
－已添加 文档支持 和接收文档更新通知 部分 ..... 89
Changes from Revision A（May 2015）to Revision B Page
－已投入量产 ..... 1
www.ti.com.cn

## 5 Device Comparison Table

| PART NUMBER | SPEED GRADE (MSPS) | RESOLUTION (Bits) | CHANNEL |
| :---: | :---: | :---: | :---: |
| ADS54J20 | 1000 | 12 | 2 |
| ADS54J42 | 625 | 14 | 2 |
| ADS54J40 | 1000 | 14 | 2 |
| ADS54J60 | 1000 | 16 | 2 |
| ADS54J66 | 500 | 14 | 4 |
| ADS54J69 | 500 | 16 | 2 |

## 6 Pin Configuration and Functions



## Pin Functions

| PIN |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| CLOCK, SYSREF |  |  |  |
| CLKINM | 28 | 1 | Negative differential clock input for the ADC. The device has an internal $100-\Omega$ termination resistor between the CLKINP and CLKINM pins. |
| CLKINP | 27 | I | Positive differential clock input for the ADC. The device has an internal $100-\Omega$ termination resistor between the CLKINP and CLKINM pins. |
| SYSREFM | 34 | 1 | Negative external SYSREF input. Connect this pin to GND if not used. |
| SYSREFP | 33 | I | Positive external SYSREF input. Connect this pin to 1.8 V if not used. |
| CONTROL, SERIAL |  |  |  |
| PDN | 50 | I/O | Power down, active low pin. Can be configured via an SPI register setting. Can be configured to fast overrange output for channel A via the SPI. |
| RESET | 48 | 1 | Hardware reset; active high. This pin has an internal $20-\mathrm{k} \Omega$ pulldown resistor. |
| SCLK | 6 | I | Serial interface clock input |
| SDIN | 5 | 1 | Serial interface data input |
| SDOUT | 11 | O | Serial interface data output. <br> Can be configured to fast overrange output for channel B via the SPI. |
| SEN | 7 | I | Serial interface enable |
| DATA INTERFACE |  |  |  |
| DAOM | 62 | O | JESD204B serial data negative outputs for channel A |
| DA1M | 59 |  |  |
| DA2M | 56 |  |  |
| DA3M | 54 |  |  |
| DAOP | 61 | O | JESD204B serial data positive outputs for channel A |
| DA1P | 58 |  |  |
| DA2P | 55 |  |  |
| DA3P | 53 |  |  |
| DB0M | 65 | O | JESD204B serial data negative outputs for channel B |
| DB1M | 68 |  |  |
| DB2M | 71 |  |  |
| DB3M | 1 |  |  |
| DB0P | 66 | 0 | JESD204B serial data positive outputs for channel B |
| DB1P | 69 |  |  |
| DB2P | 72 |  |  |
| DB3P | 2 |  |  |
| SYNC | 63 | 1 | Synchronization input for JESD204B port |
| INPUT, COMMON MODE |  |  |  |
| INAM | 41 | I | Differential analog negative input for channel A |
| INAP | 42 | I | Differential analog positive input for channel A |
| INBM | 14 | I | Differential analog negative input for channel B |
| INBP | 13 | I | Differential analog positive input for channel B |
| VCM | 22 | O | Common-mode voltage, 2.1 V . <br> Note that analog inputs are internally biased to this pin through $600 \Omega$ (effective), no external connection from the VCM pin to the INxP or INxM pin is required. |
| POWER SUPPLY |  |  |  |
| AGND | 18, 23, 26, 29, 32, 36, 37 | 1 | Analog ground |
| AVDD | $\begin{gathered} 9,12,15,17,25,30,35,38, \\ 40,43,44,46 \end{gathered}$ | 1 | Analog 1.9-V power supply |
| AVDD3V | 10, 16, 24, 31, 39, 45 | I | Analog 3.0-V power supply for the analog buffer |
| DGND | 3, 52, 60, 67 | I | Digital ground |
| DVDD | 8, 47 | 1 | Digital 1.9-V power supply |
| IOVDD | 4, 51, 57, 64, 70 | 1 | Digital 1.15-V power supply for the JESD204B transmitter |
| NC, RES |  |  |  |
| NC | 19-21 | - | Unused pins, do not connect |
| RES | 49 | I | Reserved pin. Connect to DGND. |

ADS54J60
www.ti.com.cn

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)}$

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  | AVDD3V | -0.3 | 3.6 |  |
|  | AVDD | -0.3 | 2.1 |  |
| Supply volage range | DVDD | -0.3 | 2.1 |  |
|  | IOVDD | -0.2 | 1.4 |  |
| Voltage between AGND and | GND | -0.3 | 0.3 | V |
|  | INAP, INBP, INAM, INBM | -0.3 | 3 |  |
| Voltage app | CLKINP, CLKINM | -0.3 | AVDD + 0.3 | V |
| Volage apple | SYSREFP, SYSREFM | -0.3 | AVDD + 0.3 |  |
|  | SCLK, SEN, SDIN, RESET, $\overline{\text { SYNC, PDN }}$ | -0.2 | 2.1 |  |
| Storage temperature, $\mathrm{T}_{\text {stg }}$ |  | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

|  |  |  | VALUE | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  | E | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ${ }^{(1)}$ | $\pm 1000$ | V |
| D) | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 ${ }^{(2)}$ | $\pm 500$ | V |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V HBM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)(2)}$

(1) SYSREF must be applied for the device to initialize; see the SYSREF Signal section for details.
(2) After power-up, always use a hardware reset to reset the device for the first time; see Table 75 for details.
(3) Operating 0.5 dB below the maximum-supported amplitude is recommended to accommodate gain mismatch in interleaving ADCs.
(4) At high frequencies, the maximum supported input amplitude reduces; see Figure 37 for details.
(5) See Table 10.
(6) Prolonged use above the nominal junction temperature can increase the device failure-in-time (FIT) rate.

### 7.4 Thermal Information

| THERMAL METRIC ${ }^{(1)}$ |  | $\begin{gathered} \text { ADS54J60 } \\ \hline \text { RMP (VQFNP) } \\ \hline \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  |  | 72 PINS |  |
| $\mathrm{R}_{\text {өJA }}$ | Junction-to-ambient thermal resistance | 22.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(top) }}$ | Junction-to-case (top) thermal resistance | 5.1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\theta \text { JB }}$ | Junction-to-board thermal resistance | 2.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| \%JT | Junction-to-top characterization parameter | 0.1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\psi_{\text {JB }}$ | Junction-to-board characterization parameter | 2.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\theta \mathrm{\theta JC} \text { (bot) }}$ | Junction-to-case (bottom) thermal resistance | 0.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 7.5 Electrical Characteristics

typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\mathrm{IOVDD}=1.15 \mathrm{~V},-1-\mathrm{dBFS}$ differential input, and 0 -dB digital gain (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GENERAL |  |  |  |  |  |  |
|  | ADC sampling rate |  | 250 |  | 1000 | MSPS |
|  | Resolution |  | 16 |  |  | Bits |
| POWER SUPPLIES |  |  |  |  |  |  |
| AVDD3V | 3.0-V analog supply |  | 2.85 | 3.0 | 3.6 | V |
| AVDD | 1.9-V analog supply |  | 1.8 | 1.9 | 2.0 | V |
| DVDD | 1.9-V digital supply |  | 1.7 | 1.9 | 2.0 | V |
| IOVDD | 1.15-V SERDES supply |  | 1.1 | 1.15 | 1.2 | V |
| $\mathrm{I}_{\text {AVDD3V }}$ | $3.0-\mathrm{V}$ analog supply current | $\mathrm{V}_{\text {IN }}=$ full-scale on both channels |  | 334 | 360 | mA |
| $\mathrm{I}_{\text {AVDD }}$ | 1.9-V analog supply current | $\mathrm{V}_{\text {IN }}=$ full-scale on both channels |  | 359 | 510 | mA |
| IDVDD | 1.9-V digital supply current | Eight lanes active (LMFS = 8224) |  | 197 | 260 | mA |
| I IOVDD | 1.15-V SERDES supply current | Eight lanes active (LMFS = 8224) |  | 566 | 920 | mA |
| $\mathrm{P}_{\text {dis }}$ | Total power dissipation | Eight lanes active (LMFS = 8224) |  | 2.71 | 3.1 | W |
| I DVDD | 1.9-V digital supply current | Four lanes active (LMFS = 4244) |  | 211 |  | mA |
| I IOVDD | 1.15-V SERDES supply current | Four lanes active (LMFS = 4244) |  | 618 |  | mA |
| $\mathrm{P}_{\text {dis }}$ | Total power dissipation | Four lanes active (LMFS = 4244) |  | 2.80 |  | W |
| IDVDD | 1.9-V digital supply current | Four lanes active (LMFS = 4222), 2X decimation |  | 197 |  | mA |
| IIOVDD | 1.15-V SERDES supply current | Four lanes active (LMFS = 4222), 2X decimation |  | 593 |  | mA |
| $\mathrm{P}_{\text {dis }}$ | Total power dissipation | Four lanes active (LMFS = 4222), 2X decimation |  | 2.74 |  | W |
| IDVDD | 1.9-V digital supply current | Two lanes active (LMFS = 2221), 4X decimation |  | 176 |  | mA |
| IIOVDD | 1.15-V SERDES supply current | Two lanes active (LMFS = 2221), 4X decimation |  | 562 |  | mA |
| $\mathrm{P}_{\mathrm{dis}}{ }^{(1)}$ | Total power dissipation | Two lanes active (LMFS = 2221), 4X decimation |  | 2.66 |  | W |
|  | Global power-down power dissipation |  |  | 139 | 315 | mW |

[^0]ADS54J60
www.ti.com.cn

## Electrical Characteristics (continued)

typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\mathrm{IOVDD}=1.15 \mathrm{~V},-1-\mathrm{dBFS}$ differential input, and 0 -dB digital gain (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG INPUTS (INAP, INAM, INBP, INBM) |  |  |  |  |  |  |
|  | Differential input full-scale voltage |  |  | 1.9 |  | $\mathrm{V}_{\mathrm{PP}}$ |
| $\mathrm{V}_{\text {IC }}$ | Common-mode input voltage |  |  | 2.0 |  | V |
| $\mathrm{R}_{\text {IN }}$ | Differential input resistance | At $170-\mathrm{MHz}$ input frequency |  | 0.6 |  | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Differential input capacitance | At $170-\mathrm{MHz}$ input frequency |  | 4.7 |  | pF |
|  | Analog input bandwidth (3 dB) | $50-\Omega$ source driving ADC inputs terminated with $50-\Omega$ |  | 1.2 |  | GHz |
| CLOCK INPUT (CLKINP, CLKINM) |  |  |  |  |  |  |
|  | Internal clock biasing | CLKINP and CLKINM are connected to internal biasing voltage through $400-\Omega$ |  | 1.15 |  | V |

### 7.6 AC Characteristics

typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\mathrm{IOVDD}=1.15 \mathrm{~V},-1-\mathrm{dBFS}$ differential input, and $0-\mathrm{dB}$ digital gain (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SNR | Signal-to-noise ratio | $\mathrm{f}_{\text {IN }}=10 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 70.9 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 70.6 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 67.2 70 |  |  |
|  |  | $\mathrm{fiN}_{\text {IN }}=230 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 69.2 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=270 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 68.7 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=300 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 68.1 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 67.1 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=470 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-3 \mathrm{dBFS}$ | 67.6 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=720 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-6 \mathrm{dBFS}$ | 66 |  |  |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{IN}}=720 \mathrm{MHz}, \mathrm{~A}_{\mathrm{IN}}=-6 \mathrm{dBFS}, \\ & \text { gain }=5 \mathrm{~dB} \end{aligned}$ | 64.4 |  |  |
| NSD | Noise spectral density | $\mathrm{f}_{\text {IN }}=10 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 157.9 |  | dBFS/Hz |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$ | 157.6 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 154.2157 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 156.2 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=270 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 155.7 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=300 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 155.1 |  |  |
|  |  | $\mathrm{fiN}_{\text {IN }}=370 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 154.1 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=470 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-3 \mathrm{dBFS}$ | 154.6 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=720 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-6 \mathrm{dBFS}$ | 153 |  |  |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{IN}}=720 \mathrm{MHz}, \mathrm{~A}_{\mathrm{IN}}=-6 \mathrm{dBFS}, \\ & \text { gain }=5 \mathrm{~dB} \end{aligned}$ | 151.4 |  |  |

## AC Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\mathrm{IOVDD}=1.15 \mathrm{~V},-1-\mathrm{dBFS}$ differential input, and 0 -dB digital gain (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SINAD | Signal-to-noise and distortion ratio | $\mathrm{fin}_{\text {I }}=10 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 70.7 |  | dBFS |
|  |  | $\mathrm{fin}_{\text {I }}=100 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 70.4 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 67 | 69.8 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 69.1 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=270 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 68.3 |  |  |
|  |  | $\mathrm{fiN}_{\text {IN }}=300 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 67.6 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 66 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=470 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-3 \mathrm{dBFS}$ |  | 66.8 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=720 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-6 \mathrm{dBFS}$ |  | 65.2 |  |  |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{IN}}=720 \mathrm{MHz}, \mathrm{~A}_{\mathrm{IN}}=-6 \mathrm{dBFS}, \\ & \text { gain }=5 \mathrm{~dB} \end{aligned}$ |  | 64.3 |  |  |
| SFDR | Spurious-free dynamic range (excluding IL spurs) | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 85 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 84 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 78 | 88 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 86 |  |  |
|  |  | $\mathrm{fiN}_{\text {IN }}=270 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 81 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=300 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 78 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 73 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=470 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-3 \mathrm{dBFS}$ |  | 72 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=720 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-6 \mathrm{dBFS}$ |  | 68 |  |  |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{IN}}=720 \mathrm{MHz}, \mathrm{~A}_{\mathrm{IN}}=-6 \mathrm{dBFS}, \\ & \text { gain }=5 \mathrm{~dB} \end{aligned}$ |  | 72 |  |  |
| HD2 | Second-order harmonic distortion | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 85 |  | dBc |
|  |  | $\mathrm{fl}_{\mathrm{IN}}=100 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 92 |  |  |
|  |  | $\mathrm{fiN}^{\text {I }}=170 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 79 | 95 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 86 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=270 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 81 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=300 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 81 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 76 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=470 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-3 \mathrm{dBFS}$ |  | 72 |  |  |
|  |  | $\mathrm{fiN}_{\text {IN }}=720 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-6 \mathrm{dBFS}$ |  | 68 |  |  |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{IN}}=720 \mathrm{MHz}, \mathrm{~A}_{\mathrm{IN}}=-6 \mathrm{dBFS}, \\ & \text { gain }=5 \mathrm{~dB} \end{aligned}$ |  | 72 |  |  |
| HD3 | Third-order harmonic distortion | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 87 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 84 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ | 82 | 89 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 92 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=270 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 82 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=300 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 78 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 73 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=470 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-3 \mathrm{dBFS}$ |  | 70 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=720 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-6 \mathrm{dBFS}$ |  | 75 |  |  |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{IN}}=720 \mathrm{MHz}, \mathrm{~A}_{\mathrm{IN}}=-6 \mathrm{dBFS}, \\ & \text { gain }=5 \mathrm{~dB} \end{aligned}$ |  | 84 |  |  |

ADS54J60
www.ti.com.cn

## AC Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}, \mathrm{IOVDD}=1.15 \mathrm{~V},-1$-dBFS differential input, and $0-\mathrm{dB}$ digital gain (unless otherwise noted)


## AC Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\mathrm{IOVDD}=1.15 \mathrm{~V},-1-\mathrm{dBFS}$ differential input, and 0 -dB digital gain (unless otherwise noted)


### 7.7 Digital Characteristics

typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\mathrm{IOVDD}=1.15 \mathrm{~V},-1-\mathrm{dBFS}$ differential input, and $0-\mathrm{dB}$ digital gain (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL INPUTS (RESET, SCLK, SEN, SDIN, $\overline{\text { SYNC, PDN) }}{ }^{(1)}$ |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | All digital inputs support 1.2-V and 1.8-V logic levels | 0.8 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | All digital inputs support 1.2-V and 1.8-V logic levels |  |  | 0.4 | V |
| $\mathrm{I}_{\mathrm{H}}$ | High-level input current | SEN |  | 0 |  | $\mu \mathrm{A}$ |
|  |  | RESET, SCLK, SDIN, PDN, SYNC |  | 50 |  |  |
| IIL | Low-level input current | SEN |  | 50 |  | $\mu \mathrm{A}$ |
|  |  | RESET, SCLK, SDIN, PDN, $\overline{\text { SYNC }}$ |  | 0 |  |  |
| DIGITAL INPUTS (SYSREFP, SYSREFM) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{D}}$ | Differential input voltage |  | 0.35 | 0.45 | 1.4 | V |
| $\mathrm{V}_{\text {(CM_DIG) }}$ | Common-mode voltage for SYSREF |  |  | 1.3 |  | V |
| DIGITAL OUTPUTS (SDOUT, PDN ${ }^{(2)}$ ) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  | $\begin{array}{r} \text { DVDD - } \\ 0.1 \end{array}$ | DVDD |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage |  |  |  | 0.1 | V |
| DIGITAL OUTPUTS (JESD204B Interface: DxP, DxM) ${ }^{(3)}$ |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OD}}$ | Output differential voltage | With default swing setting |  | 700 |  | $m V_{\text {PP }}$ |
| $\mathrm{V}_{\mathrm{OC}}$ | Output common-mode voltage |  |  | 450 |  | mV |
|  | Transmitter short-circuit current | Transmitter pins shorted to any voltage between -0.25 V and 1.45 V | -100 |  | 100 | mA |
| $\mathrm{z}_{\mathrm{os}}$ | Single-ended output impedance |  |  | 50 |  | $\Omega$ |
|  | Output capacitance | Output capacitance inside the device, from either output to ground |  | 2 |  | pF |

(1) The RESET, SCLK, SDIN, and PDN pins have a $20-\mathrm{k} \Omega$ (typical) internal pulldown resistor to ground, and the SEN pin has a $20-\mathrm{k} \Omega$ (typical) pullup resistor to IOVDD.
(2) When functioning as an OVR pin for channel B.
(3) $100-\Omega$ differential termination.

### 7.8 Timing Requirements

typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\mathrm{IOVDD}=1.15 \mathrm{~V}$, and -1 -dBFS differential input (unless otherwise noted)

|  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SAMPLE TIMING |  |  |  |  |  |
|  | Aperture delay | 0.75 |  | 1.6 | ns |
|  | Aperture delay matching between two channels on the same device |  | $\pm 70$ |  | ps |
|  | Aperture delay matching between two devices at the same temperature and supply voltage |  | $\pm 270$ |  | ps |
|  | Aperture jitter |  | 120 |  | $\mathrm{f}_{\mathrm{S}} \mathrm{rms}$ |
| WAKE-UP TIMING |  |  |  |  |  |
|  | Wake-up time to valid data after coming out of global power-down |  | 150 |  | $\mu \mathrm{s}$ |
| LATENCY ${ }^{(1)}$ |  |  |  |  |  |
|  | Data latency: ADC sample to digital output |  | 134 |  | Input clock cycles |
|  | OVR latency: ADC sample to OVR bit |  | 62 |  | Input clock cycles |
|  | FOVR latency: ADC sample to FOVR signal on pin |  | 18 |  | Input clock cycles |
| $\mathrm{t}_{\text {PDI }}$ | Propagation delay: logic gates and output buffers delay (does not change with $\mathrm{f}_{\mathrm{S}}$ ) |  | 4 |  | ns |
| SYSREF TIMING |  |  |  |  |  |
| $\mathrm{t}_{\text {SU_SYSREF }}$ | Setup time for SYSREF, referenced to the input clock falling edge | 300 |  | 900 | ps |
| $\mathrm{t}_{\text {__SYSREF }}$ | Hold time for SYSREF, referenced to the input clock falling edge | 100 |  |  | ps |
| JESD OUTPUT INTERFACE TIMING CHARACTERISTICS |  |  |  |  |  |
|  | Unit interval | 100 |  | 400 | ps |
|  | Serial output data rate | 2.5 |  | 10 | Gbps |
|  | Total jitter for BER of 1E-15 and lane rate $=10 \mathrm{Gbps}$ |  | 26 |  | ps |
|  | Random jitter for BER of $1 \mathrm{E}-15$ and lane rate $=10 \mathrm{Gbps}$ |  | 0.75 |  | ps rms |
|  | Deterministic jitter for BER of 1E-15 and lane rate $=10 \mathrm{Gbps}$ |  | 12 |  | ps, pk-pk |
| $t_{R}, t_{F}$ | Data rise time, data fall time: rise and fall times are measured from $20 \%$ to $80 \%$, differential output waveform, 2.5 Gbps $\leq$ bit rate $\leq 10 \mathrm{Gbps}$ |  | 35 |  | ps |

(1) Overall latency $=$ latency $+t_{\text {PDI }}$.


Figure 1. SYSREF Timing


Figure 2. Sample Timing Requirements Diagram

ADS54J60
www.ti.com.cn

### 7.9 Typical Characteristics

typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, IOVDD $=1.15 \mathrm{~V}$, and $-1-\mathrm{dBFS}$ differential input (unless otherwise noted)


SNR = 71 dBFS; SFDR = 86 dBc;
IL spur $=94 \mathrm{dBc}$; non HD2, HD3 spur $=89 \mathrm{dBc}$
Figure 3. FFT for $10-\mathrm{MHz}$ Input Signal


SNR = 69.8 dBFS; SFDR $=88 \mathrm{dBc}$;
IL spur $=86 \mathrm{dBc}$; non HD2, HD3 spur $=89 \mathrm{dBc}$
Figure 5. FFT for $\mathbf{1 7 0 - M H z}$ Input Signal


SNR = $68 \mathrm{dBFS} ;$ SFDR $=77 \mathrm{dBc}$;
IL spur $=84 \mathrm{dBc}$; non HD2, HD3 spur $=85 \mathrm{dBc}$
Figure 7. FFT for $300-\mathrm{MHz}$ Input Signal


SNR $=70.3 \mathrm{dBFS} ;$ SFDR $=90 \mathrm{dBc}$;
IL spur $=95 \mathrm{dBc}$; non HD2, HD3 spur $=94 \mathrm{dBc}$
Figure 4. FFT for $140-\mathrm{MHz}$ Input Signal


SNR = $68.9 \mathrm{dBFS} ;$ SFDR $=85 \mathrm{dBc}$;
IL spur $=85 \mathrm{dBc}$; non HD2, HD3 spur $=86 \mathrm{dBc}$
Figure 6. FFT for $\mathbf{2 3 0}-\mathrm{MHz}$ Input Signal


SNR = 66.7 dBFS ; SFDR $=71 \mathrm{dBc}$;
IL spur $=87 \mathrm{dBc}$; non HD2, HD3 spur $=78 \mathrm{dBc}$
Figure 8. FFT for 370-MHz Input Signal

## Typical Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}, \mathrm{IOVDD}=1.15 \mathrm{~V}$, and $-1-\mathrm{dBFS}$ differential input (unless otherwise noted)


SNR = $67.9 \mathrm{dBFS} ;$ SFDR $=74 \mathrm{dBc}$; IL spur $=82 \mathrm{dBc}$; non HD2, HD3 spur $=89 \mathrm{dBc}$

Figure 9. FFT for 470-MHz Input Signal at $\mathbf{- 3}$ dBFS

$\mathrm{f}_{\mathrm{IN} 1}=185 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=190 \mathrm{MHz}$, each tone at -7 dBFS , IMD3 $=88 \mathrm{dBFS}$

Figure 11. FFT for Two-Tone Input Signal (-7 dBFS)

$\mathrm{f}_{\mathrm{IN} 1}=365 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=370 \mathrm{MHz}$, each tone at -7 dBFS , IMD3 $=80 \mathrm{dBFS}$

Figure 13. FFT for Two-Tone Input Signal (-7 dBFS)


SNR $=66.3 \mathrm{dBFS}, \mathrm{SINAD}=65.3 \mathrm{dBFS}, \mathrm{THD}=70 \mathrm{dBc}$, IL spur $=84 \mathrm{dBc}$, SFDR $=73 \mathrm{dBc}$, non HD2, HD3 spur $=90 \mathrm{dBFS}$

Figure 10. FFT for $\mathbf{7 2 0}-\mathrm{MHz}$ Input Signal at $\mathbf{- 6} \mathrm{dBFS}$

$\mathrm{f}_{\mathrm{IN} 1}=185 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=190 \mathrm{MHz}$, each tone at -36 dBFS , IMD3 = 106 dBFS

Figure 12. FFT for Two-Tone Input Signal (-36 dBFS)

$\mathrm{f}_{\mathrm{IN} 1}=365 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=370 \mathrm{MHz}$, each tone at -36 dBFS , IMD3 $=105 \mathrm{dBFS}$

Figure 14. FFT for Two-Tone Input Signal (-36 dBFS)

## Typical Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\operatorname{IOVDD}=1.15 \mathrm{~V}$, and -1 -dBFS differential input (unless otherwise noted)

$\mathrm{f}_{\mathrm{IN} 1}=465 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=470 \mathrm{MHz}$, each tone at -7 dBFS , IMD3 = 75 dBFS

Figure 15. FFT for Two-Tone Input Signal ( -7 dBFS )


Figure 17. Intermodulation Distortion vs Input Tone Amplitude


Figure 19. Intermodulation Distortion vs Input Tone Amplitude

$\mathrm{f}_{\mathrm{IN} 1}=465 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=470 \mathrm{MHz}$, each tone at -36 dBFS , IMD3 = 106 dBFS

Figure 16. FFT for Two-Tone Input Signal (-36 dBFS)


Figure 18. Intermodulation Distortion vs Input Tone Amplitude


Figure 20. Spurious-Free Dynamic Range vs Input Frequency

## Typical Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}, \mathrm{IOVDD}=1.15 \mathrm{~V}$, and $-1-\mathrm{dBFS}$ differential input (unless otherwise noted)


Figure 21. IL Spur vs Input Frequency


Figure 23. Signal-to-Noise Ratio vs AVDD Supply and Temperature


Figure 25. Signal-to-Noise Ratio vs AVDD Supply and Temperature


Figure 22. Signal-to-Noise Ratio vs Input Frequency


Figure 24. Spurious-Free Dynamic Range vs AVDD Supply and Temperature


Figure 26. Spurious-Free Dynamic Range vs AVDD Supply and Temperature

ADS54J60
www.ti.com.cn

## Typical Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\operatorname{IOVDD}=1.15 \mathrm{~V}$, and -1 -dBFS differential input (unless otherwise noted)


Figure 27. Signal-to-Noise Ratio vs DVDD Supply and Temperature


Figure 29. Signal-to-Noise Ratio vs DVDD Supply and Temperature

$\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$
Figure 31. Signal-to-Noise Ratio vs AVDD3V Supply and Temperature


Figure 28. Spurious-Free Dynamic Range vs DVDD Supply and Temperature

$\mathrm{f}_{\mathrm{IN}}=350 \mathrm{MHz}$
Figure 30. Spurious-Free Dynamic Range vs DVDD Supply and Temperature


Figure 32. Spurious-Free Dynamic Range vs AVDD3V Supply and Temperature

## Typical Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}, \mathrm{IOVDD}=1.15 \mathrm{~V}$, and $-1-\mathrm{dBFS}$ differential input (unless otherwise noted)


Figure 33. Signal-to-Noise Ratio vs AVDD3V Supply and Temperature


Figure 35. Signal-to-Noise Ratio vs Gain and Input Frequency


Figure 37. Maximum Supported Amplitude vs Frequency


Figure 34. Spurious-Free Dynamic Range vs AVDD3V Supply and Temperature


Figure 36. Spurious-Free Dynamic Range vs Gain and Input Frequency

$\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$
Figure 38. Performance vs Input Amplitude

## Typical Characteristics (continued)

typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, IOVDD $=1.15 \mathrm{~V}$, and -1 -dBFS differential input (unless otherwise noted)


Figure 39. Performance vs Input Amplitude

$\mathrm{f}_{\mathrm{IN}}=350 \mathrm{MHz}$
Figure 41. Performance vs Sampling Clock Amplitude

$\mathrm{f}_{\mathrm{IN}}=350 \mathrm{MHz}$
Figure 43. Performance vs Clock Duty Cycle

$\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$
Figure 40. Performance vs Sampling Clock Amplitude

$\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$
Figure 42. Performance vs Clock Duty Cycle

$\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$
Figure 44. Power-Supply Rejection Ratio vs Test Signal Frequency

## Typical Characteristics (continued)

typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\operatorname{IOVDD}=1.15 \mathrm{~V}$, and -1 -dBFS differential input (unless otherwise noted)

$\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$, SINAD $=67 \mathrm{dBFS}$,
$S F D R=79 \mathrm{dBc}, \mathrm{f}_{\mathrm{PSRR}}=5 \mathrm{MHz}, A_{P S R R}=25 \mathrm{mV}$ PP,
amplitude of $f_{I N}-f_{\text {PSRR }}=-74 \mathrm{dBFS}$,
amplitude of $f_{I N}+f_{\text {PSRR }}=-76 \mathrm{dBFS}$
Figure 45. Power-Supply Rejection Ratio FFT for Test Signals on the AVDD Supply

$\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}, \mathrm{f}_{\mathrm{CMRR}}=5 \mathrm{MHz}, \mathrm{A}_{\mathrm{CMRR}}=50 \mathrm{mV}$ PP , SINAD $=69.1 \mathrm{dBFS}$, SFDR $=86 \mathrm{dBc}$, amplitude of $\mathrm{f}_{\mathrm{IN}} \pm \mathrm{f}_{\mathrm{CMRR}}=-80 \mathrm{dBFS}$

Figure 47. Common-Mode Rejection Ratio FFT


Figure 49. Power vs Temperature


$$
\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}
$$

Figure 46. Common-Mode Rejection Ratio vs Test Signal Frequency


Figure 48. Power vs Sampling Speed


SNR $=76.4 \mathrm{dBFS}, \mathrm{SFDR}=99 \mathrm{dBc}$
Figure 50. FFT for $60-\mathrm{MHz}$ Input Signal in Decimate-by-4 Mode

## Typical Characteristics (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}, \mathrm{IOVDD}=1.15 \mathrm{~V}$, and $-1-\mathrm{dBFS}$ differential input (unless otherwise noted)


SNR $=75.2 \mathrm{dBFS}, \mathrm{SFDR}=90 \mathrm{dBc}$
Figure 51. FFT for 170-MHz Input Signal in Decimate-by-4 Mode


SNR $=69.6 \mathrm{dBFS}, \mathrm{SFDR}=84 \mathrm{dBc}$
Figure 53. FFT for $450-\mathrm{MHz}$ Input Signal in Decimate-by-4 Mode


SNR $=72.8 \mathrm{dBFS}, \mathrm{SFDR}=91 \mathrm{dBc}$
Figure 52. FFT for 300-MHz Input Signal in Decimate-by-4 Mode


SNR $=71.9 \mathrm{dBFS}, \mathrm{SFDR}=89 \mathrm{dBc}$
Figure 54. FFT for $170-\mathrm{MHz}$ Input Signal in Decimate-by-2 Mode


SNR $=68.3 \mathrm{dBFS}, \mathrm{SFDR}=80 \mathrm{dBc}$
Figure 55. FFT for $\mathbf{3 5 0}-\mathrm{MHz}$ Input Signal in Decimate-by-2 Mode

### 7.10 Typical Characteristics: Contour

typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=1.0 \mathrm{GSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\mathrm{IOVDD}=1.15 \mathrm{~V},-1-\mathrm{dBFS}$ differential input, and 0 -dB digital gain (unless otherwise noted)


## 8 Detailed Description

### 8.1 Overview

The ADS54J60 is a low-power, wide-bandwidth, 16-bit, 1.0-GSPS, dual-channel, analog-to-digital converter (ADC). The ADS54J60 employs four interleaving ADCs for each channel to achieve a noise floor of $-159 \mathrm{dBFS} / \mathrm{Hz}$. The ADS54J60 uses TI's proprietary interleaving and dither algorithms to achieve a clean spectrum with a high spurious-free dynamic range (SFDR). The device also offers various programmable decimation filtering options for systems requiring higher signal-to-noise ratio (SNR) and SFDR over a wide range of frequencies.
Analog input buffers isolate the ADC driver from glitch energy generated from sampling process, thereby simplify the driving network on-board. The JESD204B interface reduces the number of interface lines with two-lane and four-lane options, allowing a high system integration density. The JESD204B interface operates in subclass 1, enabling multi-chip synchronization with the SYSREF input.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

### 8.3.1 Analog Inputs

The ADS54J60 analog signal inputs are designed to be driven differentially. The analog input pins have internal analog buffers that drive the sampling circuit. As a result of the analog buffer, the input pins present a high impedance input across a very wide frequency range to the external driving source, which enables great flexibility in the external analog filter design as well as excellent $50-\Omega$ matching for RF applications. The buffer also helps isolate the external driving circuit from the internal switching currents of the sampling circuit, resulting in a more constant SFDR performance across input frequencies.
The common-mode voltage of the signal inputs is internally biased to VCM using $600-\Omega$ resistors, allowing for accoupling of the input drive network. Each input pin (INP, INM) must swing symmetrically between (VCM + 0.475 V ) and (VCM -0.475 V ), resulting in a $1.9-\mathrm{V}_{\mathrm{PP}}$ (default) differential input swing. The input sampling circuit has a 3 -dB bandwidth that extends up to 1.2 GHz . An equivalent analog input network diagram is shown in Figure 58.


Figure 58. Analog Input Network

## Feature Description (continued)

The input bandwidth shown in Figure 59 is measured with respect to a $50-\Omega$ differential input termination at the ADC input pins. Figure 60 shows the signal processing done inside the DDC block of the ADS54J60.


Figure 59. Transfer Function versus Frequency

(1) In IQ decimate-by-4 mode, the mixer frequency is fixed at $f_{\text {mix }}=f_{S} / 4$. For $f_{S}=1$ GSPS and $f_{\text {mix }}=250 \mathrm{MHz}$.

Figure 60. DDC Block

## Feature Description (continued)

### 8.3.2 DDC Block

The ADS54J60 has an optional DDC block that can be enabled via an SPI register write. Each ADC channel is followed by a DDC block consisting of three different decimate-by-2 and by-4 finite impulse response (FIR) halfband filter options. The different decimation filter options can be selected via SPI programming.

### 8.3.2.1 Decimate-by-2 Filter

This decimation filter has 41 taps. The stop-band attenuation is approximately 90 dB and the pass-band flatness is $\pm 0.05 \mathrm{~dB}$. Table 1 shows corner frequencies for low-pass and high-pass filter options.

Table 1. Corner Frequencies for the Decimate-by-2 Filter

| CORNERS (dB) | LOW PASS | HIGH PASS |
| :---: | :---: | :---: |
| -0.1 | $0.202 \times \mathrm{f}_{\mathrm{S}}$ | $0.298 \times \mathrm{f}_{\mathrm{S}}$ |
| -0.5 | $0.210 \times \mathrm{f}_{\mathrm{S}}$ | $0.290 \times \mathrm{f}_{\mathrm{S}}$ |
| -1 | $0.215 \times \mathrm{f}_{\mathrm{S}}$ | $0.285 \times \mathrm{f}_{\mathrm{S}}$ |
| -3 | $0.227 \times \mathrm{f}_{\mathrm{S}}$ | $0.273 \times \mathrm{f}_{\mathrm{S}}$ |

Figure 61 and Figure 62 show the frequency response of decimate-by-2 filter from dc to $f_{\mathrm{S}} / 2$.


Figure 61. Decimate-by-2 Filter Response


Figure 62. Decimate-by-2 Filter Response (Zoomed)

ADS54J60
www.ti.com.cn

### 8.3.2.2 Decimate-by-4 Filter Using a Digital Mixer

This band-pass decimation filter consists of a digital mixer and three concatenated FIR filters with a combined latency of approximately 28 output clock cycles. The alias band attenuation is approximately 55 dB and the pass-band flatness is $\pm 0.1 \mathrm{~dB}$. By default after reset, the band-pass filter is centered at $\mathrm{f}_{\mathrm{S}} / 16$. Using the SPI, the center frequency can be programmed at $N \times f_{S} / 16$ (where $N=1,3,5$, or 7 ). Table 2 shows corner frequencies for two extreme options. Figure 63 and Figure 64 show frequency response of decimate-by-4 filter for center frequencies $\mathrm{f}_{\mathrm{S}} / 16$ and $3 \times \mathrm{f}_{\mathrm{S}} / 16(\mathrm{~N}=1$ and 3$)$.

Table 2. Corner frequencies for the Decimate-by-4 Filter

| CORNERS (dB) | CORNER FREQUENCY AT LOWER SIDE <br> (Center Frequency $f_{S} / \mathbf{1 6}$ ) | CORNER FREQUENCY AT HIGHER SIDE <br> (Center Frequency $f_{S} /$ 16) |
| :---: | :---: | :---: |
| -0.1 | $0.011 \times \mathrm{f}_{\mathrm{S}}$ | $0.114 \times \mathrm{f}_{\mathrm{S}}$ |
| -0.5 | $0.010 \times \mathrm{f}_{\mathrm{S}}$ | $0.116 \times \mathrm{f}_{\mathrm{S}}$ |
| -1 | $0.008 \times \mathrm{f}_{\mathrm{S}}$ | $0.117 \times \mathrm{f}_{\mathrm{S}}$ |
| -3 | $0.006 \times \mathrm{f}_{\mathrm{S}}$ | $0.120 \times \mathrm{f}_{\mathrm{S}}$ |

Figure 63 and Figure 64 show the frequency response of a decimate-by- 4 filter from dc to $f_{S} / 2$.


Figure 63. Decimate-by-4 Filter Response


Figure 64. Decimate-by-4 Filter Response (Zoomed)

### 8.3.2.3 Decimate-by-4 Filter with IQ Outputs

In this configuration, the DDC block includes a fixed digital $\mathrm{f}_{\mathrm{S}} / 4$ mixer. Thus, the IQ pass band is approximately $\pm 110 \mathrm{MHz}$, centered at $\mathrm{f}_{\mathrm{S}} / 4$. This decimation filter has 41 taps with a latency of approximately ten output clock cycles. The stop-band attenuation is approximately 90 dB and the pass-band flatness is $\pm 0.05 \mathrm{~dB}$. Table 3 shows the corner frequencies for a low-pass decimate-by-4 with IQ filter.

Table 3. Corner Frequencies for a Decimate-by-4 IQ Output Filter

| CORNERS (dB) | LOW PASS |
| :---: | :---: |
| -0.1 | $0.107 \times \mathrm{f}_{\mathrm{S}}$ |
| -0.5 | $0.112 \times \mathrm{f}_{\mathrm{S}}$ |
| -1 | $0.115 \times \mathrm{f}_{\mathrm{S}}$ |
| -3 | $0.120 \times \mathrm{f}_{\mathrm{S}}$ |

Figure 65 and Figure 66 show the frequency response of a decimate-by-4 IQ output filter from dc to $\mathrm{f}_{\mathrm{S}} / 2$.


### 8.3.3 SYSREF Signal

The SYSREF signal is a periodic signal that is sampled by the ADS54J60 device clock and used to align the boundary of the local multi-frame clock inside the data converter. SYSREF is required to be a sub-harmonic of the local multiframe clock (LMFC) internal timing. To meet this requirement, the timing of SYSREF is dependent on the device clock frequency and the LMFC frequency, as determined by the selected DDC decimation and frames per multi-frame settings. TI recommends that the SYSREF signal be a low-frequency signal in the range of 1 MHz to 5 MHz in order to reduce coupling to the signal path both on the printed circuit board (PCB) as well as internal in the device.
The external SYSREF signal must be a sub-harmonic of the internal LMFC clock, as shown in Equation 1 and Table 4.

$$
\text { SYSREF }=\operatorname{LMFC} / 2^{N}
$$

where

- $N=0,1,2$, and so forth.

Table 4. Local Multi-Frame Clock Frequency

| LMFS CONFIGURATION | DECIMATION | LMFC CLOCK ${ }^{(1)(2)}$ |
| :---: | :---: | :---: |
| 4211 | - | $\mathrm{f}_{\mathrm{S}} / \mathrm{K}$ |
| 4244 | - | $\left(\mathrm{f}_{\mathrm{S}} / 4\right) / \mathrm{K}$ |
| 8224 | - | $\left(\mathrm{f}_{\mathrm{S}} / 4\right) / \mathrm{K}$ |
| 4222 | 2 X | $\left(\mathrm{f}_{\mathrm{S}} / 4\right) / \mathrm{K}$ |
| 2242 | 2 X | $\left(\mathrm{f}_{\mathrm{S}} / 4\right) / \mathrm{K}$ |
| 2221 | 4 X | $\left(\mathrm{f}_{\mathrm{S}} / 4\right) / \mathrm{K}$ |
| 2441 | $4 \mathrm{X}(\mathrm{IQ})$ | $\left(\mathrm{f}_{\mathrm{S}} / 4\right) / \mathrm{K}$ |
| 4421 | $4 \mathrm{X}(\mathrm{IQ})$ | $\left(\mathrm{f}_{\mathrm{S}} / 4\right) / \mathrm{K}$ |
| 1241 | 4 X | $\left(\mathrm{f}_{\mathrm{S}} / 4\right) / \mathrm{K}$ |

(1) $K=$ Number of frames per multi frame (JESD digital page 6900 h , address 06 h , bits $4-0$ ).
(2) $f_{S}=$ sampling (device) clock frequency.

For example, if LMFS $=8224$ then the programmed value of K is 9 (the actual value is $9+1=10$ because the actual value for $K=$ the value set in the SPI register +1 ). If the device clock frequency is $f_{S}=1000 \mathrm{MSPS}$, then the local multi-frame clock frequency becomes ( $1000 / 4$ ) / $10=25 \mathrm{MHz}$. The SYSREF signal frequency can be chosen as the LMFC frequency / $8=3.125 \mathrm{MHz}$.

### 8.3.3.1 SYSREF Not Present (Subclass 0, 2)

A SYSREF pulse is required by the ADS54J60 to reset internal counters. If SYSREF is not present, as can be the case in subclass 0 or 2, this pulse can be done by doing the following register writes shown in Table 5.

Table 5. Internally Pulsing SYSREF Twice Using Register Writes

| ADDRESS (Hex) | DATA (Hex) | COMMENT |
| :---: | :---: | :---: |
| $0-011 \mathrm{~h}$ | 80 h | Set the master page |
| $0-054 \mathrm{~h}$ | 80 h | Enable manual SYSREF |
| $0-053 \mathrm{~h}$ | 01 h | Set SYSREF high |
| $0-053 \mathrm{~h}$ | 00 h | Set SYSREF low |
| $0-053 \mathrm{~h}$ | 01 h | Set SYSREF high |
| $0-053 \mathrm{~h}$ | 00 h | Set SYSREF low |

### 8.3.4 Overrange Indication

The ADS54J60 provides a fast overrange indication that can be presented in the digital output data stream via SPI configuration. Alternatively, if not used, the SDOUT (pin 11) and PDN (pin 50) pins can be configured via the SPI to output the fast OVR indicator.
When the FOVR indication is embedded in the output data stream, it replaces the LSB of the 16 -bit data stream going to the $8 \mathrm{~b} / 10 \mathrm{~b}$ encoder, as shown in Figure 67.


Figure 67. Overrange Indication in a Data Stream

### 8.3.4.1 Fast OVR

The fast OVR is triggered if the input voltage exceeds the programmable overrange threshold and is presented after only 18 clock cycles $+t_{\text {PD }}$ (tpD of the gates and buffers is approximately 4 ns ), thus enabling a quicker reaction to an overrange event.
The input voltage level at which the overload is detected is referred to as the threshold. The threshold is programmable using the FOVR THRESHOLD bits, as shown in Figure 68. The FOVR is triggered 18 clock cycles $+\mathrm{t}_{\mathrm{PD}}$ ( $\mathrm{t}_{\mathrm{PD}}$ of the gates and buffers is approximately 4 ns ) after the overload condition occurs.


Figure 68. Programming Fast OVR Thresholds
The input voltage level at which the fast OVR is triggered is defined by Equation 2:
Full-Scale $\times$ [Decimal Value of the FOVR Threshold Bits] / 255)
The default threshold is E3h (227d), corresponding to a threshold of -1 dBFS .
In terms of full-scale input, the fast OVR threshold can be calculated as Equation 3:
$20 \log$ (FOVR Threshold / 255)

ADS54J60
www.ti.com.cn

### 8.3.5 Power-Down Mode

The ADS54J60 provides a highly-configurable power-down mode. Power-down can be enabled using the PDN pin or SPI register writes.

A power-down mask can be configured, which allows a trade-off between wake-up time and power consumption in power-down mode. Two independent power-down masks can be configured: MASK 1 and MASK 2 as shown in Table 6. See the master page registers in Table 15 for further details.

Table 6. Register Address for Power-Down Modes

| REGISTER <br> ADDRESS <br> A[7:0] (Hex) | COMMENT | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MASTER PAGE (80h) |  |  |  |  |  |  |  |  |  |
| 20 | MASK 1 | PDN ADC CHA |  |  |  | PDN ADC CHB |  |  |  |
| 21 |  | PDN BU | R CHB | PDN BU | R CHA | 0 | 0 | 0 | 0 |
| 23 | MASK 2 | PDN ADC CHA |  |  |  | PDN ADC CHB |  |  |  |
| 24 |  | PDN BUFFER CHB |  | PDN BUFFER CHA |  | 0 | 0 | 0 | 0 |
| 26 | CONFIG | GLOBAL PDN | OVERRIDE PDN PIN | $\begin{gathered} \text { PDN MASK } \\ \text { SEL } \\ \hline \end{gathered}$ | 0 | 0 | 0 | 0 | 0 |
| 55 |  | 0 | 0 | 0 | PDN MASK | 0 | 0 | 0 | 0 |

To save power, the device can be put in complete power down by using the GLOBAL PDN register bit. However, when JESD must remain linked up while putting the device in power down, the ADC and analog buffer can be powered down by using the PDN ADC CHx and PDN BUFFER CHx register bits after enabling the PDN MASK register bit. The PDN MASK SEL register bit can be used to select between MASK 1 or MASK 2. Table 7 shows power consumption for different combinations of the GLOBAL PDN, PDN ADC CHx , and PDN BUFF CHx register bits.

Table 7. Power Consumption in Different Power-Down Settings

| REGISTER BIT | COMMENT | IAVDD3V (mA) | $\mathrm{I}_{\text {AVDD }}(\mathrm{mA})$ | $\mathrm{I}_{\text {DVDD }}(\mathrm{mA})$ | $\mathrm{I}_{\text {IOVDD }}(\mathrm{mA})$ | TOTAL POWER (W) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Default | After reset, with a full-scale input signal to both channels | 336 | 358 | 198 | 533 | 2.68 |
| GBL PDN = 1 | The device is in complete power-down state | 2 | 6 | 22 | 199 | 0.29 |
| $\begin{aligned} & \text { GBL PDN }=0, \\ & \text { PDN ADC CHx }=1 \\ & (x=A \text { or } B) \end{aligned}$ | The ADC of one channel is powered down | 274 | 223 | 135 | 512 | 2.09 |
| $\begin{aligned} & \text { GBL PDN }=0, \\ & \text { PDN BUFF CHx }=1 \\ & (x=A \text { or } B) \end{aligned}$ | The input buffer of one channel is powered down | 262 | 352 | 194 | 545 | 2.45 |
| $\begin{aligned} & \text { GBL PDN }=0, \\ & \text { PDN ADC CHX }=1 \text {, } \\ & \text { PDN BUFF } \mathrm{CH} x=1 \\ & (\mathrm{x}=\mathrm{A} \text { or } \mathrm{B}) \end{aligned}$ | The ADC and input buffer of one channel is powered down | 198 | 222 | 132 | 508 | 1.85 |
| $\begin{aligned} & \text { GBL PDN }=0, \\ & \text { PDN ADC CHX }=1, \\ & \text { PDN BUFF CHx }=1 \\ & (x=A \text { and } B) \end{aligned}$ | The ADC and input buffer of both channels are powered down | 60 | 85 | 66 | 484 | 1.02 |

### 8.4 Device Functional Modes

### 8.4.1 Device Configuration

The ADS54J60 can be configured by using a serial programming interface, as described in the Serial Interface section. In addition, the device has one dedicated parallel pin (PDN) for controlling the power-down mode.
The ADS54J60 supports a 24-bit (16-bit address, 8 -bit data) SPI operation and uses paging (see the Register Maps section) to access all register bits.

### 8.4.1.1 Serial Interface

The ADC has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock), and SDIN (serial interface data) pins, as shown in Figure 69. Legends used in Figure 69 are explained in Table 8. Serially shifting bits into the device is enabled when SEN is low. Serial data on SDIN are latched at every SCLK rising edge when SEN is active (low). The interface can function with SCLK frequencies from 2 MHz down to very low speeds (of a few Hertz) and also with a non-50\% SCLK duty cycle.


Figure 69. SPI Timing Diagram

Table 8. SPI Timing Diagram Legend

| SPI BITS | DESCRIPTION | BIT SETTINGS |
| :---: | :--- | :--- |
| R/W | Read/write bit | $0=$ SPI write <br> $1=$ SPI read back |
| M | SPI bank access | $0=$ Analog SPI bank (master and ADC pages) <br> $1=$ JESD SPI bank (main digital, JESD analog, and <br> JESD digital pages) |
| P | JESD page selection bit | $0=$ Page access <br> $1=$ Register access |
| CH | SPI access for a specific channel of the JESD SPI <br> bank | $0=$ Channel A <br> $1=$ Channel B <br> By default, both channels are being addressed. |
| A[11:0] | SPI address bits | - |
| D[7:0] | SPI data bits | - |

Table 9 shows the timing requirements for the serial interface signals in Figure 69.
Table 9. SPI Timing Requirements

|  |  | MIN | TYP |
| :--- | :---: | :---: | :---: |
| $f_{\text {SCLK }}$ | SCLK frequency (equal to 1/ $\mathrm{t}_{\text {SCLK }}$ ) | $>$ dc | MAX |
| $\mathrm{t}_{\text {SLOADS }}$ | SEN to SCLK setup time | 100 | MHz |
| $\mathrm{t}_{\text {SLOADH }}$ | SCLK to SEN hold time | 100 | ns |
| $\mathrm{t}_{\text {DSU }}$ | SDIN setup time | 100 | ns |
| $\mathrm{t}_{\text {DH }}$ | SDIN hold time | 100 | ns |

### 8.4.1.2 Serial Register Write: Analog Bank

The analog SPI bank contains of two pages (the master and ADC page). The internal register of the ADS54J60 analog SPI bank can be programmed by:

1. Driving the SEN pin low.
2. Initiating a serial interface cycle specifying the page address of the register whose content must be written.

- Master page: write address 0011h with 80h.
- ADC page: write address 0011h with 0Fh.

3. Writing the register content as shown in Figure 70. When a page is selected, multiple writes into the same page can be done.


Figure 70. Serial Register Write Timing Diagram

### 8.4.1.3 Serial Register Readout: Analog Bank

The content from one of the two analog banks can be read out by:

1. Driving the SEN pin low.
2. Selecting the page address of the register whose content must be read.

- Master page: write address 0011 h with 80 h .
- ADC page: write address 0011 h with 0 Fh.

3. Setting the R/W bit to 1 and write the address to be read back.
4. Reading back the register content on the SDOUT pin, as shown in Figure 71. When a page is selected, multiple read backs from the same page can be done. SDOUT comes out at the SCLK falling edge with an approximate delay (tsd_delay) of 68 ns ; see Figure 75.


Figure 71. Serial Register Read Timing Diagram

### 8.4.1.4 JESD Bank SPI Page Selection

The JESD SPI bank contains four pages (main digital, JESD digital, and JESD analog pages). The individual pages can be selected by:

1. Driving the SEN pin low.
2. Setting the $M$ bit to 1 and specifying the page with two register writes. Note that the $P$ bit must be set to 0 , as shown in Figure 72.

- Write address 4003 h with 00 h (LSB byte of the page address).
- Write address 4004h with the MSB byte of the page address.
- For the main digital page: write address 4004h with 68h.
- For the JESD digital page: write address 4004h with 69h.
- For the JESD analog page: write address 4004h with 6Ah.


Figure 72. SPI Page Selection

ADS54J60
www.ti.com.cn

### 8.4.1.5 Serial Register Write: JESD Bank

The ADS54J60 is a dual-channel device and the JESD204B portion is configured individually for each channel by using the CH bit. Note that the P bit must be set to 1 for register writes.

1. Drive the SEN pin low.
2. Select the JESD bank page. Note that the $M$ bit $=1$ and the $P$ bit $=0$.

- Write address 4003h with 00h.
- Write address 4005h with 01h to enable separate control for both channels.
- For the main digital page: write address 4004h with 68 h.
- For the JESD digital page: write address 4004 h with 69 h .
- For the JESD analog page: write address 4004h with 6Ah.

3. Set the $M$ and $P$ bits to 1 , select channel $A(C H=0)$ or channel $B(C H=1)$, and write the register content as shown in Figure 73. When a page is selected, multiple writes into the same page can be done.


Figure 73. JESD Serial Register Write Timing Diagram

### 8.4.1.5.1 Individual Channel Programming

By default, register writes are applied to both channels. To enable individual channel writes, write address 4005h with 01 h (default is 00 h ).

### 8.4.1.6 Serial Register Readout: JESD Bank

The content from one of the pages of the JESD bank can be read out by:

1. Driving the SEN pin low.
2. Selecting the JESD bank page. Note that the M bit $=1$ and the P bit $=0$.

- Write address 4003 h with 00 h .
- Write address 4005 h with 01 h to enable separate control for both channels.
- For the main digital page: write address 4004h with 68 h .
- For the JESD digital page: write address 4004 h with 69 h .
- For the JESD analog page: write address 4004 h with 6Ah.

3. Setting the $R / W, M$, and $P$ bits to 1 , selecting channel $A$ or channel $B$, and writing the address to be read back.
4. Reading back the register content on the SDOUT pin; see Figure 74. When a page is selected, multiple read backs from the same page can be done. SDOUT comes out at the SCLK falling edge with an approximate delay ( $\mathrm{t}_{\text {SD_DELAY }}$ ) of 68 ns ; see Figure 75.


Figure 74. JESD Serial Register Read Timing Diagram


Figure 75. SDOUT Timing Diagram

### 8.4.2 JESD204B Interface

The ADS54J60 supports device subclass 1 with a maximum output data rate of 10.0 Gbps for each serial transmitter.

An external SYSREF signal is used to align all internal clock phases and the local multi-frame clock to a specific sampling clock edge, allowing synchronization of multiple devices in a system and minimizing timing and alignment uncertainty. The SYNC input is used to control the JESD204B SERDES blocks.
Depending on the ADC output data rate, the JESD204B output interface can be operated with either two or four lanes per single ADC; see Figure 76. The JESD204B setup and configuration of the frame assembly parameters is controlled via the SPI interface.


Figure 76. ADS54J60 Block Diagram
The JESD204B transmitter block shown in Figure 77 consists of the transport layer, the data scrambler, and the link layer. The transport layer maps the ADC output data into the selected JESD204B frame data format. The link layer performs the $8 \mathrm{~b} / 10 \mathrm{~b}$ data encoding as well as the synchronization and initial lane alignment using the SYNC input signal. Optionally, data from the transport layer can be scrambled.


Figure 77. JESD204B Transmitter Block

### 8.4.2.1 JESD204B Initial Lane Alignment (ILA)

The initial lane alignment process is started when the receiving device de-asserts the $\overline{\text { SYNC }}$ signal, as shown in Figure 78. When a logic low is detected on the SYNC input pin, the ADS54J60 starts transmitting comma (K28.5) characters to establish a code group synchronization.
When synchronization is complete, the receiving device asserts the SYNC signal and the ADS54J60 starts the initial lane alignment sequence with the next local multi-frame clock boundary. The ADS54J60 transmits four multi-frames, each containing K frames ( K is SPI programmable). Each of the multi-frames contains the frame start and end symbols and the second multi-frame also contains the JESD204 link configuration data.


Figure 78. Lane Alignment Sequence

### 8.4.2.2 JESD204B Test Patterns

There are three different test patterns available in the transport layer of the JESD204B interface. The ADS54J60 supports a clock output, encoded test pattern, and an 12-octet RPAT pattern. These test patterns can be enabled via an SPI register write and are located in the JESD digital page of the JESD bank.
www.ti.com.cn

### 8.4.2.3 JESD204B Frame

The JESD204B standard defines the following parameters:

- $L$ is the number of lanes per link.
- $M$ is the number of converters per device.
- $F$ is the number of octets per frame clock period, per lane.
- $S$ is the number of samples per frame per converter.


### 8.4.2.4 JESD204B Frame

Table 10 lists the available JESD204B formats and valid ranges for the ADS54J60 when the decimation filter is not used. The ranges are limited by the SERDES lane rate and the maximum ADC sample frequency.

Table 10. Default Interface Rates

| $\mathbf{L}$ | $\mathbf{M}$ | $\mathbf{F}$ | $\mathbf{S}$ | DECIMATION | MINIMUM RATES |  | MAXIMUM RATES |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | SAMPLING <br> RATE (MSPS) | SERDES BIT <br> RATE (Gbps) |  |  |
| 4 | 2 | 1 | 1 | Not used | 250 | 2.5 | 1000 | 10.0 |
| 4 | 2 | 4 | 4 | Not used | 250 | 2.5 | 1000 | 10.0 |
| 8 | 2 | 2 | 4 | Not used | 500 | 2.5 | 1000 | 5.0 |

## NOTE

In the LMFS $=8224$ row of Table 10, the sample order in lane DA2 and DA3 are swapped.

The detailed frame assembly is shown in Table 11.
Table 11. Default Frame Assembly

| PIN | LMFS = 4211 | LMFS $=4244$ |  |  |  | LMFS $=8224$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DA0 |  |  |  |  |  | $\mathrm{A}_{3}[15: 8]$ | $\mathrm{A}_{3}[7: 0]$ |
| DA1 | $\mathrm{A}_{0}[7: 0]$ | $\mathrm{A}_{2}[15: 8]$ | $\mathrm{A}_{2}[7: 0]$ | $\mathrm{A}_{3}[15: 8]$ | $\mathrm{A}_{3}[7: 0]$ | $\mathrm{A}_{2}[15: 8]$ | $\mathrm{A}_{2}[7: 0]$ |
| DA2 | $\mathrm{A}_{0}[15: 8]$ | $\mathrm{A}_{0}[15: 8]$ | $\mathrm{A}_{0}[7: 0]$ | $\mathrm{A}_{1}[15: 8]$ | $\mathrm{A}_{1}[7: 0]$ | $\mathrm{A}_{0}[15: 8]$ | $\mathrm{A}_{0}[7: 0]$ |
| DA3 |  |  |  |  |  | $\mathrm{A}_{1}[15: 8]$ | $\mathrm{A}_{1}[7: 0]$ |
| DB0 |  |  |  |  |  | $\mathrm{B}_{3}[15: 8]$ | $\mathrm{B}_{3}[7: 0]$ |
| DB1 | $\mathrm{B}_{0}[7: 0]$ | $\mathrm{B}_{2}[15: 8]$ | $\mathrm{B}_{2}[7: 0]$ | $\mathrm{B}_{3}[15: 8]$ | $\mathrm{B}_{3}[7: 0]$ | $\mathrm{B}_{2}[15: 8]$ | $\mathrm{B}_{2}[7: 0]$ |
| DB2 | $\mathrm{B}_{0}[15: 8]$ | $\mathrm{B}_{0}[15: 8]$ | $\mathrm{B}_{0}[7: 0]$ | $\mathrm{B}_{1}[15: 8]$ | $\mathrm{B}_{1}[7: 0]$ | $\mathrm{B}_{0}[15: 8]$ | $\mathrm{B}_{0}[7: 0]$ |
| DB3 |  |  |  |  |  | $\mathrm{B}_{1}[15: 8]$ | $\mathrm{B}_{1}[7: 0]$ |

ADS54J60
ZHCSE42D -APRIL 2015-REVISED APRIL 2019
www.ti.com.cn

### 8.4.2.5 JESD204B Frame Assembly with Decimation

Table 12 lists the available JESD204B formats and valid ranges for the ADS54J60 when enabling the decimation filter. The ranges are limited by the SERDES line rate and the maximum ADC sample frequency.

Table 13 lists the detailed frame assembly with different decimation options.
Table 12. Interface Rates with Decimation Filter

| L | M | F | S | DECIMATION | MINIMUM RATES |  |  | MAXIMUM RATES |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | DEVICE CLOCK FREQUENCY (MSPS) | $\begin{gathered} \text { OUTPUT } \\ \text { SAMPLE } \\ \text { RATE (MSPS) } \end{gathered}$ | SERDES BIT RATE (Gbps) | DEVICE CLOCK FREQUENCY (MSPS) | OUTPUT <br> SAMPLE <br> RATE (MSPS) | SERDES BIT RATE (Gbps) |
| 4 | 4 | 2 | 1 | 4X (IQ) | 500 | 125 | 2.5 | 1000 | 250 | 5.0 |
| 4 | 2 | 2 | 2 | 2X | 500 | 250 | 2.5 | 1000 | 500 | 5.0 |
| 2 | 2 | 4 | 2 | 2X | 300 | 150 | 3 | 1000 | 500 | 10.0 |
| 2 | 2 | 2 | 1 | 4X | 500 | 125 | 2.5 | 1000 | 250 | 5.0 |
| 2 | 4 | 4 | 1 | 4X (IQ) | 300 | 75 | 3 | 1000 | 250 | 10.0 |
| 1 | 2 | 4 | 1 | 4X | 300 | 75 | 3 | 1000 | 250 | 10.0 |

Table 13. Frame Assembly with Decimation Filter

| PIN | $\text { LMFS }=4222,2 X$DECIMATION |  | LMFS = 2242, 2 X <br> DECIMATION |  |  |  | $\begin{aligned} & \text { LMFS }=2221,4 \mathrm{X} \\ & \text { DECIMATION } \end{aligned}$ |  | LMFS = 2441, 4X DECIMATION (IQ) |  |  |  | $\begin{aligned} & \text { LMFS }=4421,4 \mathrm{X} \\ & \text { DECIMATION (IQ) } \end{aligned}$ |  | LMFS = 1241, 4X <br> DECIMATION |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DA0 | $\begin{gathered} \text { A1 } \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \text { A1 } \\ {[7: 0]} \end{gathered}$ |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { AQ0 } \\ {[15: 8]} \end{gathered}$ | $\begin{aligned} & \text { AQ0 } \\ & {[7: 0]} \end{aligned}$ |  |  |  |  |
| DA1 | $\begin{gathered} \text { A0 } \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \text { A0 } \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \text { A0 } \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \text { A0 } \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \mathrm{A} 1 \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \text { A1 } \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \text { A0 } \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \text { A0 } \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \text { AIO } \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \mathrm{A} 10 \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \text { AQ0 } \\ {[15: 8]} \end{gathered}$ | $\begin{aligned} & \text { AQ0 } \\ & {[7: 0]} \end{aligned}$ | $\begin{gathered} \text { AIO } \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \mathrm{Al0} \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \text { A0 } \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \text { A0 } \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \mathrm{BO} \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \text { B0 } \\ {[7: 0]} \end{gathered}$ |
| DA2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DA3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DB0 | $\begin{gathered} \mathrm{B} 1 \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \mathrm{B} 1 \\ {[7: 0]} \end{gathered}$ |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { BQ0 } \\ {[15: 8]} \end{gathered}$ | $\begin{aligned} & \text { BQ0 } \\ & {[7: 0]} \end{aligned}$ |  |  |  |  |
| DB1 | $\begin{gathered} \text { B0 } \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \mathrm{BO} \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \text { B0 } \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \mathrm{BO} \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \mathrm{B} 1 \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \text { B1 } \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \text { B0 } \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \mathrm{BO} \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \text { BIO } \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \text { BIO } \\ {[7: 0]} \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { BQO } \\ {[15: 8]} \end{array}$ | $\begin{aligned} & \text { BQ0 } \\ & {[7: 0]} \end{aligned}$ | $\begin{gathered} \text { BIO } \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \text { BIO } \\ {[7: 0]} \end{gathered}$ |  |  |  |  |
| DB2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DB3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 14. Program Summary of DDC Modes and JESD Link Configuration ${ }^{(1)(2)}$

| LMFS OPTIONS |  |  |  | DDC MODES PROGRAMMING |  |  |  | JESD LINK (LMFS) PROGRAMMING |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | M | F | S | DECIMATION OPTIONS | DEC MODE EN, DECFIL EN ${ }^{(3)}$ | DECFIL MODE[3:0] ${ }^{(4)}$ | JESD FILTER ${ }^{(5)}$ | JESD MODE ${ }^{(6)}$ | JESD PLL MODE ${ }^{(7)}$ | LANE SHARE ${ }^{(8)}$ | DA BUS REORDER ${ }^{(9)}$ | $\begin{gathered} \text { DB_BUS } \\ \text { REORDR }^{(10)} \end{gathered}$ | $\underset{\text { EN1 }{ }^{(11)}}{\text { BUS_R }^{2}}$ | $\underset{\text { EN2 }^{(12)}}{ }$ |
| 4 | 2 | 1 | 1 | No decimation | 00 | 00 | 000 | 100 | 10 | 0 | 00h | 00h | 0 | 0 |
| 4 | 2 | 4 | 4 | No decimation | 00 | 00 | 000 | 010 | 10 | 0 | 00h | 00h | 0 | 0 |
| 8 | 2 | 2 | 4 | No decimation (default after reset) | 00 | 00 | 000 | 001 | 00 | 0 | 00h | 00h | 0 | 0 |
| 4 | 4 | 2 | 1 | 4X (IQ) | 11 | 0011 (LPF with $\mathrm{f}_{\mathrm{S}} / 4$ mixer) | 111 | 001 | 00 | 0 | OAh | OAh | 1 | 1 |
| 4 | 2 | 2 | 2 | 2X | 11 | 0010 (LPF) or 0110 (HPF) | 110 | 001 | 00 | 0 | OAh | OAh | 1 | 1 |
| 2 | 2 | 4 | 2 | 2 X | 11 | 0010 (LPF) or 0110 (HPF) | 110 | 010 | 10 | 0 | OAh | OAh | 1 | 1 |
| 2 | 2 | 2 | 1 | 4X | 11 | 0000, 0100, 1000, or 1100 (all BPFs with different center frequencies). | 100 | 001 | 00 | 0 | OAh | OAh | 1 | 1 |
| 2 | 4 | 4 | 1 | 4X (IQ) | 11 | 0011 (LPF with an fs / 4 | 111 | 010 | 10 | 0 | OAh | OAh | 1 | 1 |
| 1 | 2 | 4 | 1 | 4X | 11 | 0000, 0100, 1000, or 1100 (all BPFs with different center frequencies) | 100 | 010 | 10 | 1 | OAh | OAh | 1 | 1 |

(1) Keeping the same LMFS settings for both channels is recommended.
(2) The PULSE RESET register bit must be pulsed after the registers in the main digital page are programmed.
(3) The DEC MODE EN and DECFIL EN register bits are located in the main digital page, register 04Dh (bit 3) and register 041h (bit 4).
(4) The DECFIL MODE[3:0] register bits are located in the main digital page, register 041h (bits 5 and 2-0).
(5) The JESD FILTER register bits are located in the JESD digital page, register 001h (bits 5-3).
(6) The JESD MODE register bits are located in the JESD digital page, register 001h (bits 2:0).
(7) The JESD PLL MODE register bits are located in the JESD analog page, register 016h (bits 1-0).
(8) The LANE SHARE register bit is located in the JESD digital page, register 016h (bit 4).
(9) The DA_BUS_REORDER register bits are located in the JESD digital page, register 031h (bits 7-0).
(10) The DB_BUS_REORDER register bits are located in the JESD digital page, register 032h (bits 7-0).
(11) The BUS_REORRDER EN1 register bit is located in the main digital page, register 052h (bit 7).
(12) The BUS_REORDER EN2 register bit is located in the main digital page, register 072h (bit 3).

### 8.4.2.5.1 JESD Transmitter Interface

Each of the 10.0-Gbps SERDES JESD transmitter outputs requires ac coupling between the transmitter and receiver. The differential pair must be terminated with $100-\Omega$ resistors as close to the receiving device as possible to avoid unwanted reflections and signal degradation, as shown in Figure 79.


Figure 79. Output Connection to Receiver

### 8.4.2.5.2 Eye Diagram

Figure 80 to Figure 83 show the serial output eye diagrams of the ADS54J60 at 5.0 Gbps and 10 Gbps with default and increased output voltage swing against the JESD204B mask.


Figure 80. Eye at 5 -Gbps Bit Rate with Default Output Swing


Figure 82. Eye at $10-\mathrm{Gbps}$ Bit Rate with Default Output Swing


Figure 81. Eye at 5-Gbps Bit Rate with Increased Output Swing


Figure 83. Eye at $10-\mathrm{Gbps}$ Bit Rate with Increased Output Swing

### 8.5 Register Maps

Figure 84 shows a conceptual diagram of the serial registers.

(1) Set the R/W bit to 1 when reading an estimate of the dc offset correction block, otherwise keep this bit at 0 .

Figure 84. Serial Interface Registers
The ADS54J60 contains two main SPI banks. The analog SPI bank gives access to the ADC analog blocks and the digital SPI bank controls the interleaving engine and anything related to the JESD204B serial interface. The analog SPI bank is divided into two pages (master and ADC) and the digital SPI bank is divided into three pages (main digital, JESD digital, and JESD analog). Table 15 lists a register map for the ADS54J60.

## Register Maps (continued)

Table 15. Register Map

| REGISTER ADDRESS A[11:0] (Hex) | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GENERAL REGISTERS |  |  |  |  |  |  |  |  |
| 0 | RESET | 0 | 0 | 0 | 0 | 0 | 0 | RESET |
| 1 | JESD BANK PAGE SEL1[7:0] |  |  |  |  |  |  |  |
| 2 | JESD BANK PAGE SEL1[15:8] |  |  |  |  |  |  |  |
| 3 | JESD BANK PAGE SEL[7:0] |  |  |  |  |  |  |  |
| 4 | JESD BANK PAGE SEL[15:8] |  |  |  |  |  |  |  |
| 5 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | DISABLE BROADCAST |
| 11 | ANALOG BANK PAGE SEL |  |  |  |  |  |  |  |
| MASTER PAGE (ANALOG BANK PAGE SEL = 80h) |  |  |  |  |  |  |  |  |
| 20 | PDN ADC CHA |  |  |  | PDN ADC CHB |  |  |  |
| 21 | PDN BUFFER CHB |  | PDN BUFFER CHA |  | 0 | 0 | 0 | 0 |
| 23 | PDN ADC CHA |  |  |  | PDN ADC CHB |  |  |  |
| 24 | PDN BUFFER CHB |  | PDN BUFFER CHA |  | 0 | 0 | 0 | 0 |
| 26 | GLOBAL PDN | OVERRIDE PDN PIN | PDN MASK SEL | 0 | 0 | 0 | 0 | 0 |
| 4F | 0 | 0 | 0 | 0 | 0 | 0 | 0 | EN INPUT DC COUPLING |
| 53 | 0 | 0 | 0 | 0 | 0 | 0 | EN SYSREF DC COUPLING | MANUAL SYSREF |
| 54 | ENABLE MANUAL SYSREF | 0 | MASK SYSREF |  | 0 | 0 | 0 | 0 |
| 55 | 0 | 0 | 0 | PDN MASK | 0 | 0 | 0 | 0 |
| 59 | FOVR CHB | 0 | ALWAYS WRITE 1 | 0 | 0 | 0 | 0 | 0 |
| ADC PAGE (ANALOG BANK PAGE SEL = 0Fh) |  |  |  |  |  |  |  |  |
| 5 F | FOVR THRESHOLD PROG |  |  |  |  |  |  |  |
| MAIN DIGITAL PAGE (JESD BANK PAGE SEL = 6800h) |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PULSE RESET |
| 41 | 0 | 0 | DECFIL MODE[3] | DECFIL EN | 0 | DECFIL MODE[2:0] |  |  |
| 42 | 0 | 0 | 0 | 0 | 0 | NYQUIST ZONE |  |  |
| 43 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | FORMAT SEL |
| 44 | 0 | DIGITAL GAIN |  |  |  |  |  |  |
| 4B | 0 | 0 | FORMAT EN | 0 | 0 | 0 | 0 | 0 |
| 4D | 0 | 0 | 0 | 0 | DEC MODE EN | 0 | 0 | 0 |
| 4E | CTRL NYQUIST | 0 | IMPROVE IL PERF | 0 | 0 | 0 | 0 | 0 |

## Register Maps (continued)

Table 15. Register Map (continued)

| REGISTER ADDRESS A[11:0] (Hex) | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 52 | $\begin{aligned} & \text { BUS } \\ & \text { REORDE } \\ & \text { EN1 } \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | 0 | DIG GAIN EN |
| 72 | 0 | 0 | 0 | 0 | BUS REORDE $\bar{R}$ EN2 | 0 | 0 | 0 |
| AB | 0 | 0 | 0 | 0 | 0 | 0 | 0 | LSB SEL EN |
| AD | 0 | 0 | 0 | 0 | 0 | 0 | LSB |  |
| F7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | DIG RESET |
| JESD DIGITAL PAGE (JESD BANK PAGE SEL = 6900h) |  |  |  |  |  |  |  |  |
| 0 | CTRL K | 0 | 0 | TESTMODE EN | FLIP ADC DATA | LANE ALIGN | FRAME ALIGN | TX LINK DIS |
| 1 | SYNC REG | SYNC REG EN | JESD FILTER |  |  | JESD MODE |  |  |
| 2 | LINK LAYER TESTMODE |  |  | LINK LAYER RPAT | LMFC MASK RESET | 0 | 0 | 0 |
| 3 | FORCE LMFC COUNT | LMFC COUNT INIT |  |  |  |  | RELEASE ILANE SEQ |  |
| 5 | SCRAMBLE EN | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 6 | 0 | 0 | 0 | FRAMES PER MULTI FRAME (K) |  |  |  |  |
| 7 | 0 | 0 | 0 | 0 | SUBCLASS | 0 | 0 | 0 |
| 16 | 1 | 0 | 0 | LANE SHARE | 0 | 0 | 0 | 0 |
| 31 | DA_BUS_REORDER[7:0] |  |  |  |  |  |  |  |
| 32 | DB_BUS_REORDER[7:0] |  |  |  |  |  |  |  |
| JESD ANALOG PAGE (JESD BANK PAGE SEL = 6A00h) |  |  |  |  |  |  |  |  |
| 12 | SEL EMP LANE 1 |  |  |  |  |  | ALWAYS WRITE 1 | 0 |
| 13 | SEL EMP LANE 0 |  |  |  |  |  | 0 | 0 |
| 14 | SEL EMP LANE 2 |  |  |  |  |  | 0 | 0 |
| 15 | SEL EMP LANE 3 |  |  |  |  |  | 0 | 0 |
| 16 | 0 | 0 | 0 | 0 | 0 | 0 | JESD PLL MODE |  |
| 17 | 0 | PLL RESET | LANE PDN 1 | 0 | LANE PDN 0 | 0 | 0 | 0 |
| 1A | 0 | 0 | 0 | 0 | 0 | 0 | FOVR CHA | 0 |
| 1B | JESD SWING |  |  | 0 | FOVR CHA EN | 0 | 0 | 0 |
| OFFSET READ PAGE (JESD BANK PAGE SEL $=6100 \mathrm{~h}$, JESD BANK PAGE SEL1 $=0000 \mathrm{~h}$ ) |  |  |  |  |  |  |  |  |
| 68 | FREEZE CORR | DC OFFSET CORR BW |  |  |  | BYPASS CORR | ALWAYS WRITE 1 | 0 |
| 69 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | EXT CORR EN |
| 74 | ADCO_CORR_INT_EST[7:0] |  |  |  |  |  |  |  |
| 75 | 0 | 0 | 0 | 0 | 0 | ADCO_CORR_INT_EST[10:8] |  |  |
| 76 | ADC1_CORR_INT_EST[7:0] |  |  |  |  |  |  |  |

## Register Maps (continued)

Table 15. Register Map (continued)

| REGISTER ADDRESS | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A[11:0] (Hex) | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 77 | 0 | 0 | 0 | 0 | 0 |  | ADC1_CORR_INT_EST[10:8] |  |
| 78 | ADC2_CORR_INT_EST[7:0] |  |  |  |  |  |  |  |
| 79 | 0 | 0 | 0 | 0 | 0 |  | ADC2_CORR_INT_EST[10:8] |  |
| 7A | ADC3_CORR_INT_EST[7:0] |  |  |  |  |  |  |  |
| 7B | 0 | 0 | 0 | 0 | 0 |  | ADC3_CORR_INT_EST[10:8] |  |
| OFFSET LOAD PAGE (JESD BANK PAGE SEL $=6100 \mathrm{~h}$, JESD BANK PAGE SEL1 $=0500 \mathrm{~h}$ ) |  |  |  |  |  |  |  |  |
| 00 | ADCO_LOAD_INT_EST[7:0] |  |  |  |  |  |  |  |
| 01 | 0 | 0 | 0 | 0 | 0 |  | ADCO_CORR_INT_EST[10:8] |  |
| 04 | ADC1_LOAD_INT_EST[7:0] |  |  |  |  |  |  |  |
| 05 | 0 | 0 | 0 | 0 | 0 |  | ADC1_CORR_INT_EST[10:8] |  |
| 08 | ADC2_LOAD_INT_EST[7:0] |  |  |  |  |  |  |  |
| 09 | 0 | 0 | 0 | 0 | 0 |  | ADC2_CORR_INT_EST[10:8] |  |
| OC | ADC3_LOAD_INT_EST[7:0] |  |  |  |  |  |  |  |
| OD | 0 | 0 | 0 | 0 | 0 |  | ADC3_CORR_INT_EST[10:8] |  |

ADS54J60
www.ti.com.cn

### 8.5.1 Example Register Writes

This section provides three different example register writes. Table 16 describes a global power-down register write, Table 17 describes the register writes when the default lane setting (eight active lanes per device) is changed to four active lanes (LMFS $=4211$ ), and Table 18 describes the register writes for 2 X decimation with four active lanes (LMFS = 4222).

Table 16. Global Power Down

| ADDRESS (Hex) | DATA (Hex) | COMMENT |
| :---: | :---: | :--- |
| $0-011 \mathrm{~h}$ | 80 h | Set the master page |
| $0-026 \mathrm{~h}$ | C0h | Set the global power-down |

Table 17. Two Lanes per Channel Mode (LMFS = 4211)

| ADDRESS (Hex) | DATA (Hex) |  |
| :---: | :---: | :--- |
| $4-004 \mathrm{~h}$ | 69 h | Select the JESD digital page |
| $4-003 \mathrm{~h}$ | 00 h | Select the JESD digital page |
| $6-001 \mathrm{~h}$ | 02 h | Select the digital to 40X mode |
| $4-004 \mathrm{~h}$ | 6 h | Select the JESD analog page |
| $6-016 \mathrm{~h}$ | 02 h | Set the SERDES PLL to 40X mode |

Table 18. 2X Decimation (LPF for Both Channels) with Four Active Lanes (LMFS = 4222)

| ADDRESS (Hex) | DATA (Hex) |  |
| :---: | :---: | :--- |
| $4-004 \mathrm{~h}$ | 68 h | Select the main digital page (6800h) |
| $4-003 \mathrm{~h}$ | 00 h | Select the main digital page (6800h) |
| $6-041 \mathrm{~h}$ | 12 h | Set decimate-by-2 (low-pass filter) |
| $6-04 \mathrm{~h}$ | 08 h | Enable decimation filter control |
| $6-072 \mathrm{~h}$ | 08 h | BUS_REORDER EN2 |
| $6-052 \mathrm{~h}$ | 80 h | BUS_REORDER EN1 |
| $6-000 \mathrm{~h}$ | 01 h | Pulse the PULSE RESET bit (so that register writes to the main digital page go into effect). |
| $6-000 \mathrm{~h}$ | 00 h |  |
| $4-004 \mathrm{~h}$ | 69 h | Select the JESD digital page $(6900 \mathrm{~h})$ |
| $4-003 \mathrm{~h}$ | 00 h | Select the JESD digital page $(6900 \mathrm{~h})$ |
| $6-031 \mathrm{~h}$ | 0 h | Output bus reorder for channel A |
| $6-032 \mathrm{~h}$ | 0 h | Output bus reorder for channel B |
| $6-001 \mathrm{~h}$ | 31 h | Program the JESD MODE and JESD FILTER register bits for LMFS = 4222. |

Table 19 lists the access codes for the ADS54J60 registers.
Table 19. ADS54J60 Access Type Codes

| Access Type | Code | Description |
| :--- | :--- | :--- |
| Read Type | R | Read |
| R | R-W | Read or write |
| R/W | W |  |
| Write Type | Write |  |
| W |  |  |
| Reset or Default Value |  |  |
| $-n$ |  |  |

### 8.5.2 Register Descriptions

### 8.5.2.1 General Registers

### 8.5.2.1.1 Register Oh (address = Oh)

Figure 85. Register Oh

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | RESET |
| W-Oh | $W-O h$ | $W-O h$ | $W-O h$ | $W-O h$ | $W-0 h$ | $W-O h$ | W-Oh |

Table 20. Register Oh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | RESET | W | Oh | $0=$ Normal operation <br> $1=$ Internal software reset, clears back to 0 |
| $6-1$ | 0 | W | Oh | Must write 0 |
| 0 | RESET | W | Oh | $0=$ Normal operation <br> $1=$ Internal software reset, clears back to 0 |

### 8.5.2.1.2 Register 1h (address = 1h)

Figure 86. Register 1h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JESD BANK PAGE SEL1[7:0] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Table 21. Register 1h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | JESD BANK PAGE SEL1[7:0] | R/W | Oh | Program these bits to access the desired page in the JESD <br> bank. <br> $0000 \mathrm{~h}=$ OFFSET READ Page <br> $0500 \mathrm{~h}=$ OFFSET LOAD Page |

### 8.5.2.1.3 Register 2 h (address $=\mathbf{2 h}$ )

Figure 87. Register 2h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 22. Register 2h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | JESD BANK PAGE SEL1[15:8] | R/W | Oh | Program these bits to access the desired page in the JESD <br> bank. <br> $0000 \mathrm{~h}=$ OFFSET READ Page <br> 0500h = OFFSET LOAD Page |

### 8.5.2.1.4 Register 3h (address = 3h)

Figure 88. Register 3h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JESD BANK PAGE SEL[7:0] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Table 23. Register 3h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | JESD BANK PAGE SEL[7:0] | R/W | Oh | Program these bits to access the desired page in the JESD <br> bank. <br> 6800h $=$ Main digital page selected <br> $6900 \mathrm{~h}=$ JESD digital page selected |
|  |  |  |  |  |
|  |  |  |  | 6A00h $=$ JESD analog page selected <br> $6100 \mathrm{~h}=$ OFFSET READ or LOAD Page |

### 8.5.2.1.5 Register 4h (address = 4h)

Figure 89. Register 4h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JESD BANK PAGE SEL[15:8] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Table 24. Register 4h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | JESD BANK PAGE SEL[15:8] | R/W | Oh | Program these bits to access the desired page in the JESD <br> bank. <br>  |
|  |  |  |  | $6800 \mathrm{~h}=$ Main digital page selected |
|  |  |  |  | $6900 \mathrm{~h}=$ JESD digital page selected |
|  |  |  |  | 6 A00h = JESD analog page selected |
| $6100 \mathrm{~h}=$ OFFSET READ or LOAD Page |  |  |  |  |

### 8.5.2.1.6 Register 5 h (address $=5 \mathrm{~h}$ )

Figure 90. Register 5h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | DISABLE BROADCAST |
| $W-0 h$ | $W-O h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | W-0h | R/W-Oh |

Table 25. Register 5h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | DISABLE BROADCAST | R/W | Oh | $0=$ Normal operation. Channel A and B are programmed as a pair. <br> $1=$ Channel A and B can be individually programmed based on the <br> CH bit. |

8.5.2.1.7 Register 11 h (address $=11 \mathrm{~h}$ )

Figure 91. Register 11h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG PAGE SEL |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Table 26. Register 11h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | ANALOG BANK PAGE SEL | R/W | Oh | Program these bits to access the desired page in the analog bank. <br> Master page $=80 \mathrm{~h}$ <br> ADC page $=0 \mathrm{Fh}$ |

### 8.5.2.2 Master Page (080h) Registers

### 8.5.2.2.1 Register 20h (address = 20h), Master Page (080h)

Figure 92. Register 20h

| 7 | 6 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: |
| PDN ADC CHA |  | 1 |  |  |
| R/W-Oh |  | PDN ADC CHB |  |  |

Table 27. Registers 20h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-4$ | PDN ADC CHA | R/W | Oh | There are two power-down masks that are controlled via the |
| PDN mask register bit in address 55h. The power-down mask 1 |  |  |  |  |
| or mask 2 are selected via register bit 5 in address 26h. |  |  |  |  |
| Power-down mask 1: addresses 20h and 21h. |  |  |  |  |
| Power-down mask 2: addresses 23h and 24h. |  |  |  |  |
| OFh = Power-down CHB only. |  |  |  |  |
| FOh = Power-down CHA only. |  |  |  |  |
| FFh = Power-down both. |  |  |  |  |

### 8.5.2.2.2 Register 21h (address = 21h), Master Page (080h)

Figure 93. Register 21h

| 7 | 6 | 5 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PDN BUFFER CHB | PDN BUFFER CHA | 0 | 0 | 0 | 0 |
| R/W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |

Table 28. Register 21h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-6$ | PDN BUFFER CHB | R/W | Oh | There are two power-down masks that are controlled via the |
| PDN mask register bit in address 55h. The power-down mask 1 |  |  |  |  |
| or mask 2 are selected via register address 26h, bit 5. |  |  |  |  |
| Power-down mask 1: addresses 20h and 21h. |  |  |  |  |
| Power-down mask 2: addresses 23h and 24h. |  |  |  |  |
| There are two buffers per channel. One buffer drives two ADC |  |  |  |  |
| cores. |  |  |  |  |
| PDN BUFFER CHx: |  |  |  |  |
| 00 = Both buffers of a channel are active. |  |  |  |  |
| $11=$ Both buffers are powered down. |  |  |  |  |
| 01-10 = Do not use. |  |  |  |  |

### 8.5.2.2.3 Register 23h (address = 23h), Master Page (080h)

Figure 94. Register 23h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PDN ADC CHA |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  | R/W-Oh |  |  |  |

Table 29. Register 23h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-4$ | PDN ADC CHA | R/W | Oh | There are two power-down masks that are controlled via the |
| PDN mask register bit in address 55h. The power-down mask 1 |  |  |  |  |
| or mask 2 are selected via register address 26h, bit 5. |  |  |  |  |
| Power-down mask 1: addresses 20h and 21h. |  |  |  |  |
| Power-down mask 2: addresses 23h and 24h. |  |  |  |  |
| OFh = Power-down CHB only. |  |  |  |  |
| FOh = Power-down CHA only. |  |  |  |  |
| FFh = Power-down both. |  |  |  |  |

8.5.2.2.4 Register 24h (address = 24h), Master Page (080h)

Figure 95. Register 24h

| 7 | 6 | 5 | 4 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PDN BUFFER CHB | PDN BUFFER CHA | 0 | 0 | 0 | 0 |
| R/W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |

Table 30. Register 24h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-6$ | PDN BUFFER CHB | R/W | Oh | There are two power-down masks that are controlled via the <br> PDN mask register bit in address 55h. The power-down mask 1 <br> or mask 2 are selected via register address 26h, bit 5. <br> Power-down mask 1: addresses 20h and 21h. <br> Power-down mask 2: addresses 23h and 24h. <br> Power-down mask 2: addresses 23h and 24h. <br> There are two buffers per channel. One buffer drives two ADC <br> cores. <br> PDN BUFFER CHx: <br> 00 = Both buffers of a channel are active. <br> $11=$ Both buffers are powered down. <br> 01-10 = Do not use. |
| $5-4$ | PDN BUFFER CHA | R/W | Oh |  |
| $3-0$ | 0 |  | W | Oh |

### 8.5.2.2.5 Register 26h (address = 26h), Master Page (080h)

Figure 96. Register 26h

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GLOBAL PDN | OVERRIDE <br> PDN PIN | PDN MASK <br> SEL | 0 | 0 | 0 | 0 | 0 |
| R/W-Oh | R/W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |

Table 31. Register 26h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | GLOBAL PDN | R/W | Oh | Bit 6 (OVERRIDE PDN PIN) must be set before this bit can be <br> programmed. <br> $0=$ Normal operation <br> $1=$ Global power-down via the SPI |
| 6 | OVERRIDE PDN PIN | R/W | Oh | This bit ignores the power-down pin control. <br> $0=$ Normal operation <br> $1=$ Ignores inputs on the power-down pin |
| 5 | PDN MASK SEL | R/W | Oh | This bit selects power-down mask 1 or mask 2. <br> $0=$ Power-down mask 1 <br> 1 $=$ Power-down mask 2 |
| $4-0$ | 0 | W | Oh | Must write 0 |

### 8.5.2.2.6 Register 4Fh (address = 4Fh), Master Page (080h)

Figure 97. Register 4Fh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | EN INPUT DC COUPLING |
| $W-0 h$ | $W-O h$ | $W-0 h$ | $W-O h$ | $W-0 h$ | $W-O h$ | $W-0 h$ | $R / W-0 h$ |

Table 32. Register 4Fh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | EN INPUT DC COUPLING | R/W | Oh | The device has an internal biasing resistor of $600 \Omega$ from VCM <br> to the INP and INM pins. A small common-mode current flows <br> through these resistors causing approximately a 100-mV drop. <br> To compensate for the drop, the device raises the VCM voltage <br> by 100 mV by default. This compensation is particularly helpful <br> in AC-coupling applications where the common-mode voltage on <br> the INP and INM pins is established by internal biasing resistors. <br> In DC-coupling applications, because the common-mode voltage <br> is established by external circuit, there is no need to raise VCM <br> by 100 mV. <br> $0=$ Device raises VCM voltage by 100 mV, useful in AC- <br> coupling applications <br> $1=$ Device does not raise the VCM voltage, useful in DC- <br> coupling applications |

### 8.5.2.2.7 Register 53h (address = 53h), Master Page (080h)

Figure 98. Register 53h

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | EN SYSREF <br> DC COUPLING | MANUAL <br> SYSREF |
| W-Oh | R/W-0h | W-Oh | W-Oh | W-Oh | W-0h | R/W-Oh | R/W-Oh |

Table 33. Register 53h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-2$ | 0 | W | Oh | Must write 0 |
| 1 | EN SYSREF DC COUPLING | R/W | Oh | Enables a higher common-mode voltage input on the SYSREF <br> signal (up to 1.6 V). <br> = Normal operation <br> = Enables a higher SYSREF common-mode voltage support |
| 0 | MANUAL SYSREF | R/W | Oh | The device has a feature to apply the SYSREF signal manually <br> through the serial interface instead of the SYREFP, SYREFM <br> pins. This application can be done by first setting the ENABLE <br> MANUAL SYSREF register bit, then using the MANUAL <br> SYSREF bit to set the SYSREF signal high or low. <br> $0=$ Set SYSREF low <br> 1 = Set SYSREF high |

### 8.5.2.2.8 Register 54h (address = 54h), Master Page (080h)

Figure 99. Register 54h

| 7 | 6 | 5 | 4 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ENABLE <br> MANUAL <br> SYSREF | 0 | MASK SYSREF | 0 | 0 |  |
| R/W-Oh | W-Oh | R/W-Oh | 0 | 0 |  |

Table 34. Register 54h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | ENABLE MANUAL SYSREF | R/W | Oh | Enables the SYSREF input from the serial interface, thus <br> disabling pin control. Use the MANUAL SYSREF register bit to <br> apply SYSREF manually. |
| 6 | 0 | W | Oh | Must write 0 |
| $5-4$ | MASK SYSREF | R/W | Oh | On = Normal operation <br> $11=$ The SYSREF signal is ignored by the device irrespective of <br> how the signal was applied (through a pin or manually by the <br> serial interface) |
| $3-0$ | 0 | W | Oh | Must write 0 |

### 8.5.2.2.9 Register 55h (address = 55h), Master Page (080h)

Figure 100. Register 55h

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | PDN MASK | 0 | 0 | 0 | 0 |
| W-Oh | W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |

Table 35. Register 55h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-5$ | 0 | W | Oh | Must write 0 |
| 4 | PDN MASK | R/W | Oh | This bit enables power-down via a register bit. <br> $0=$ Normal operation <br> $1=$ Power-down is enabled by powering down internal blocks as <br> specified in the selected power-down mask |
| $3-0$ | 0 | W | Oh | Must write 0 |

### 8.5.2.2.10 Register 59h (address $=59 \mathrm{~h}$ ), Master Page (080h)

Figure 101. Register 59h

| 7 | 6 | 5 | 4 | 3 | 2 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FOVR CHB | 0 | ALWAYS WRITE 1 | 0 | 0 | 0 | 0 | 0 |
| W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |  |

Table 36. Register 59h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | FOVR CHB | W | Oh | Outputs FOVR signal for channel B on the SDOUT pin. <br> $0=$ normal operation <br> = FOVR on SDOUT pin |
| 6 | 0 | W | Oh | Must write 0 |
| 5 | ALWAYS WRITE 1 | R/W | Oh | Must write 1 |
| $4-0$ | 0 | W | Oh | Must write 0 |

### 8.5.2.3 ADC Page (OFh) Register

### 8.5.2.3.1 Register 5F (address = 5F), ADC Page (0Fh)

Figure 102. Register 5F

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 37. Register 5F Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | FOVR THRESHOLD PROG | R/W | E3h | Program the fast OVR thresholds together for channel A and B, <br> as described in the Overrange Indication section. |

### 8.5.2.4 Main Digital Page (6800h) Registers

### 8.5.2.4. Register Oh (address = Oh), Main Digital Page (6800h)

Figure 103. Register Oh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | PULSE RESET |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |

Table 38. Register Oh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | PULSE RESET | R/W | Oh | Must be pulsed after power-up or after configuring registers in <br> the main digital page of the JESD bank. Any register bits in the <br> main digital page (6800h) take effect only after this bit is pulsed; <br> see the Start-Up Sequence section for the correct sequence. <br> $0=$ Normal operation <br> $0 \rightarrow 1 \rightarrow 0=$ Bit is pulsed |

### 8.5.2.4.2 Register 41h (address = 41h), Main Digital Page (6800h)

Figure 104. Register 41h

| 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | DECFIL MODE[3] | DECFIL EN | 0 | 1 |
| $W-0 h$ | $W-O h$ | R/W-Oh | R/W-0h | W-0h | DECFIL MODE[2:0] |

Table 39. Register 41h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-6$ | 0 | W | Oh | Must write 0 |
| 5 | DECFIL MODE[3] | R/W | Oh | This bit selects the decimation filter mode. Table 40 lists the bit <br> settings. <br> The decimation filter control (DEC MODE EN, register 4Dh, bit 3) and <br> decimation filter enable (DECFIL EN, register 41h, bit 4) must be <br> enabled. |
| 4 | DECFIL EN | R/W | Oh | Enables the digital decimation filter <br> $0=$ Normal operation, full rate output <br> $1=$ = igital decimation enabled |
| 3 | 0 | W | Oh | Must write 0 |
| $2-0$ | DECFIL MODE[2:0] | R/W | Oh | These bits select the decimation filter mode. Table 40 lists the bit <br> settings. <br> The decimation filter control (DEC MODE EN, register 4Dh, bit 3) and <br> decimation filter enable (DECFIL EN, register 41h, bit 4) must be <br> enabled. |

Table 40. DECFIL MODE Bit Settings

| BITS (5, 2-0) | FILTER MODE | DECIMATION |
| :---: | :---: | :---: |
| 0000 | Band-pass filter centered on $3 \times \mathrm{f}_{\text {S }} / 16$ | 4X |
| 0100 | Band-pass filter centered on $5 \times \mathrm{f}_{\text {S }} / 16$ | 4X |
| 1000 | Band-pass filter centered on $1 \times \mathrm{f}_{\text {S }} / 16$ | 4X |
| 1100 | Band-pass filter centered on $7 \times \mathrm{f}_{\text {S }} / 16$ | 4X |
| 0010 | Low-pass filter | 2 X |
| 0110 | High-pass filter | 2 X |
| 0011 | Low-pass filter with $f_{S} / 4$ mixer | 4X (IQ) |

### 8.5.2.4.3 Register 42h (address $=42 \mathrm{~h})$, Main Digital Page (6800h)

Figure 105. Register 42h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | NYQUIST ZONE |  |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |  |

Table 41. Register 42h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-3$ | 0 | W | Oh | Must write 0 |
| $2-0$ | NYQUIST ZONE | R/W | Oh | The Nyquist zone must be selected for proper interleaving <br> correction. Control must be enabled (register 4Eh, bit 7). <br> $000=1$ st Nyquist zone (0 MHz to 500 MHz) <br> $001=2 n d$ Nyquist zone (500 MHz to 1000 MHz) <br> $010=$ 3rd Nyquist zone (1000 MHz to 1500 MHz) <br> All others = Not used |

8.5.2.4.4 Register 43h (address $=43 \mathrm{~h})$, Main Digital Page (6800h)

Figure 106. Register 43h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | FORMAT SEL |
| $W-0 h$ | $W-O h$ | $W-O h$ | $W-O h$ | $W-0 h$ | W-Oh |  |  |

Table 42. Register 43h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | FORMAT SEL | R/W | Oh | Changes the output format. Set the FORMAT EN bit to enable <br> control using this bit. <br> $0=$ Twos complement <br> $=$ Offset binary |

### 8.5.2.4.5 Register 44h (address $=44 \mathrm{~h})$, Main Digital Page (6800h)

Figure 107. Register 44h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | DIGITAL GAIN |  |  |  |  |
| R/W-Oh | R/W-Oh |  |  |  |  |  |

Table 43. Register 44h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | 0 | R/W | Oh | Must write 0 |
| $6-0$ | DIGITAL GAIN | R/W | Oh | Digital gain setting. Digital gain must be enabled (register 52h, <br> bit 0). <br> Gain in $\mathrm{dB}=20$ 2log (digital gain / 32) <br> $7 \mathrm{Fh}=127$ which equals digital gain of 12 dB |

### 8.5.2.4.6 Register 4Bh (address $=4 \mathrm{Bh})$, Main Digital Page ( 6800 h )

Figure 108. Register 4Bh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | FORMAT EN | 0 | 0 | 0 | 0 |
| W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |

Table 44. Register 4Bh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-6$ | 0 | W | Oh | Must write 0 |
| 5 | FORMAT EN | R/W | Oh | This bit enables control for data format selection using the <br> FORMAT SEL register bit. <br> $0=$ Default, output is in twos complement format <br> $1=$ Output is in offset binary format after FORMAT SEL bit is <br> also set |
| $4-0$ | 0 | W | Oh | Must write 0 |

8.5.2.4.7 Register 4Dh (address = 4Dh), Main Digital Page (6800h)

Figure 109. Register 4Dh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | DEC MOD EN | 0 | 0 | 0 |
| W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh |

Table 45. Register 4Dh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-4$ | 0 | W | Oh | Must write 0 |
| 3 | DEC MOD EN | R/W | Oh | This bit enables control of decimation filter mode via the DECFIL <br> MODE[3:0] register bits. <br> $0=$ Default <br> = Decimation modes control is enabled |
| $2-0$ | 0 | W | Oh | Must write 0 |

### 8.5.2.4.8 Register 4Eh (address = 4Eh), Main Digital Page (6800h)

Figure 110. Register 4Eh

| 7 | 6 | 5 | 4 | 3 | 2 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CTRL NYQUIST | 0 | IMPROVE IL <br> PERF | 0 | 0 | 0 | 0 |
| R/W-Oh | W-0h | W-Oh | W-0h | W-Oh | W-0h | W-0h |

Table 46. Register 4Eh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | CTRL NYQUIST | R/W | Oh | This bit enables selecting the Nyquist zone using register 42h, <br> bits 2-0. <br> $0=$ Selection disabled <br> $1=$ Selection enabled |
| 6 | 0 | W | Oh | Must write 0 |
| 5 | IMPROVE IL PERF | R/W | Oh | Improves interleaving performance. Effective only for input <br> frequencies that are within $\pm f_{S} / 64$ band centered at $\mathrm{n} \times \mathrm{f}_{\mathrm{S}} / 8$ <br> $(\mathrm{n}=1,2,3$, or 4). For example, at a 1-Gsps sampling rate, this <br> bit may improve IL performance when input frequencies fall <br> within the $\pm 15.625-\mathrm{MHz}$ band located at $125 \mathrm{MHz}, 250 \mathrm{MHz}$, <br> 375 MHz, and 500 MHz. <br> $0=$ Default <br> $1=$ Improves IL performance for certain input frequencies |
| $4-0$ | 0 | W | Oh | Must write 0 |

### 8.5.2.4.9 Register 52h (address = 52h), Main Digital Page (6800h)

Figure 111. Register 52h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BUS_REORDER_EN1 | 0 | 0 | 0 | 0 | 0 | 0 | DIG GAIN EN |
| W-0h | W-0h | W-Oh | W-0h | W-0h | W-Oh | W-0h | R/W-0h |

Table 47. Register 52h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | BUS_REORDER_EN1 | R/W | Oh | Must write 1 in DDC mode only |
| $6-1$ | 0 | W | Oh | Must write 0 |
| 0 | DIG GAIN EN | R/W | Oh | Enables selecting the digital gain for register 44h. <br> $0=$ Digital gain disabled <br> = Digital gain enabled |

### 8.5.2.4.10 Register 72h (address = 72h), Main Digital Page (6800h)

Figure 112. Register 72h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | BUS_REORDER_EN2 | 0 | 0 | 0 |
| W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh |  |

Table 48. Register 72h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-4$ | 0 | W | Oh | Must write 0 |
| 3 | BUS_REORDER_EN2 | R/W | Oh | Must write a 1 in DDC mode only |
| $2-0$ | 0 | W | Oh | Must write 0 |

### 8.5.2.4.11 Register ABh (address = ABh), Main Digital Page (6800h)

Figure 113. Register ABh

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | LSB SEL EN |
| $W$ W-Oh | W-Oh | $W-O h$ | $W-0 h$ | $W-O h$ | $W-O h$ | $W-O h$ | $R / W-O h$ |

Table 49. Register ABh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | LSB SEL EN | R/W | Oh | Enable control for the LSB SELECT register bit. <br> $0=$ Default <br> $1=$ The LSB of 16-bit ADC data can be programmed as fast <br> OVR using the LSB SELECT bit. |

### 8.5.2.4.12 Register ADh (address = ADh), Main Digital Page (6800h)

Figure 114. Register ADh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | LSB SELECT |
| W-Oh | W-Oh | $W-0 h$ | $W-O h$ | $W-O h$ | W-Oh | R/W-Oh |

Table 50. Register ADh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-2$ | 0 | W | Oh | Must write 0 |
| $1-0$ | LSB SELECT | R/W | Oh | Enables output of the FOVR flag instead of the output data LSB. <br> 00 = Output is 16-bit data <br> $11=$ Output data LSB is replaced by the FOVR information for <br> each channel |

### 8.5.2.4.13 Register F7h (address = F7h), Main Digital Page (6800h)

Figure 115. Register F7h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | W-Oh | W-Oh |  |

Table 51. Register F7h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | DIG RESET | W | Oh | Self-clearing reset for the digital block. Does not include the <br> interleaving correction. <br> $0=$ Normal operation <br> $1=$ Digital reset |

### 8.5.2.5 JESD Digital Page (6900h) Registers

### 8.5.2.5.1 Register Oh (address = Oh), JESD Digital Page (6900h)

Figure 116. Register Oh

| 7 | 6 | 5 | 4 | 3 | 2 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CTRL K | 0 | 0 | TESTMODE <br> EN | FLIP ADC <br> DATA | LANE ALIGN | FRAME ALIGN | TX LINK DIS |
| R/W-0h | W-Oh | W-0h | R/W-Oh | R/W-Oh | R/W-Oh | R/W-Oh |  |

Table 52. Register Oh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7 | CTRL K | R/W | Oh | Enable bit for a number of frames per multi frame. <br> $0=$ Default is five frames per multi frame <br> $1=$ Frames per multi frame can be set in register 06h |
| 6-5 | 0 | W | Oh | Must write 0 |
| 4 | TESTMODE EN | R/W | Oh | This bit generates the long transport layer test pattern mode, as per section 5.1.6.3 of the JESD204B specification. <br> $0=$ Test mode disabled <br> 1 = Test mode enabled |
| 3 | FLIP ADC DATA | R/W | Oh | $0=$ Normal operation <br> 1 = Output data order is reversed: MSB to LSB. |
| 2 | LANE ALIGN | R/W | Oh | This bit inserts the lane alignment character (K28.3) for the receiver to align to lane boundary, as per section 5.3.3.5 of the JESD204B specification. <br> $0=$ Normal operation <br> 1 = Inserts lane alignment characters |
| 1 | FRAME ALIGN | R/W | Oh | This bit inserts the lane alignment character (K28.7) for the receiver to align to lane boundary, as per section 5.3.3.5 of the JESD204B specification. <br> $0=$ Normal operation <br> 1 = Inserts frame alignment characters |
| 0 | TX LINK DIS | R/W | Oh | This bit disables sending the initial link alignment (ILA) sequence when SYNC is de-asserted. <br> $0=$ Normal operation <br> 1 = ILA disabled |

### 8.5.2.5.2 Register 1h (address = 1h), JESD Digital Page (6900h)

Figure 117. Register 1h

| 7 | 6 | 5 | 4 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SYNC REG | SYNC REG EN | JESD FILTER | 0 | JESD MODE |  |
| R/W-Oh | R/W-Oh | R/W-Oh | R/W-01h |  |  |

Table 53. Register 1h Field Descriptions
\(\left.$$
\begin{array}{|c|l|l|l|l|}\hline \text { Bit } & \text { Field } & \text { Type } & \text { Reset } & \text { Description } \\
\hline 7 & \text { SYNC REG } & \text { R/W } & \text { Oh } & \begin{array}{l}\text { Register control for sync request. } \\
0=\text { Normal operation } \\
\text { = ADC output data are replaced with K28.5 characters. Register } \\
\text { bit SYNC REG EN must also be set to 1. }\end{array} \\
\hline 6 & \text { SYNC REG EN } & \text { R/W } & \text { Oh } & \begin{array}{l}\text { Enables register control for sync request. } \\
0=\text { Use the SYNC pin for sync requests } \\
1=\text { Use the SYNC REG register bit for sync requests }\end{array} \\
\hline 5-3 & \text { JESD FILTER } & \text { R/W } & \text { Oh } & \begin{array}{l}\text { These bits and the JESD MODE bits set the correct LMFS } \\
\text { configuration for the JESD interface. The JESD FILTER setting } \\
\text { must match the configuration in the decimation filter page. }\end{array}
$$ <br>
oon = Filter bypass mode <br>
See Table 54 for valid combinations for register bits JESD FILTER <br>

along with JESD MODE.\end{array}\right]\)| These bits select the number of serial JESD output lanes per ADC. |
| :--- |
| The JESD PLL MODE register bit located in the JESD analog page |
| must also be set accordingly. |
| 001 = Default after reset(Eight active lanes) |
| See Table 54 for valid combinations for register bits JESD FILTER |
| along with JESD MODE. |

Table 54. Valid Combinations for JESD FILTER and JESD MODE Bits

| REGISTER BIT JESD FILTER | REGISTER BIT JESD MODE | DECIMATION FACTOR | NUMBER OF ACTIVE LANES <br> PER DEVICE |
| :---: | :---: | :---: | :--- |
| 000 | 100 | No decimation | Four lanes are active |
| 000 | 010 | No decimation | Four lanes are active |
| 000 | 001 | No decimation <br> (default after reset) | Eight lanes are active |
| 111 | 001 | 4 X (IQ) | Four lanes are active |
| 110 | 001 | 2 X | Four lanes are active |
| 110 | 010 | 2 X | Two lanes are active |
| 100 | 001 | 4 X | Two lanes are active |
| 111 | 010 | $4 \mathrm{X}(\mathrm{IQ})$ | Two lanes are active |
| 100 | 010 | 4 X | One lane is active |

### 8.5.2.5.3 Register 2h (address = 2h), JESD Digital Page (6900h)

Figure 118. Register 2h

| 7 | 6 | 4 | 2 | 3 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LINK LAYER TESTMODE | LINK LAYER RPAT | LMFC MASK RESET | 0 | 0 | 0 |
| R/W-Oh | R/W-Oh | R/W-Oh | W-Oh | W-Oh | W-0h |

Table 55. Register 2h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-5$ | LINK LAYER TESTMODE | R/W | Oh | These bits generate a pattern according to clause 5.3.3.8.2 of the <br> JESD204B document. <br> 000 = Normal ADC data <br> 001 = D21.5 (high-frequency jitter pattern) <br> $010=$ K28.5 (mixed-frequency jitter pattern) <br> $011=$ Repeat initial lane alignment (generates a K28.5 character <br> and continuously repeats lane alignment sequences) <br> $100=12$ octet RPAT jitter pattern <br> All others = Not used |
| 4 | LINK LAYER RPAT | R/W | Oh | This bit changes the running disparity in the modified RPAT pattern <br> test mode (only when the link layer test mode $=100)$. <br> $0=$ Normal operation <br> $1=$ Changes disparity |
| 3 | LMFC MASK RESET | R/W | Oh | Mask LMFC reset coming to digital block. <br> $0=$ LMFC reset is not masked <br> $1=$ Ignore LMFC reset request |
| $2-0$ | 0 | W | Oh | Must write 0 |

### 8.5.2.5.4 Register 3h (address = 3h), JESD Digital Page (6900h)

Figure 119. Register 3h

| 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FORCE LMFC <br> COUNT |  | LMFC COUNT INIT |  | 0 |  |
| R/W-Oh | R/W-Oh | RELEASE ILANE SEQ |  |  |  |

Table 56. Register 3h Field Descriptions
$\left.\begin{array}{|c|l|l|l|l|}\hline \text { Bit } & \text { Field } & \text { Type } & \text { Reset } & \text { Description } \\ \hline 7 & \text { FORCE LMFC COUNT } & \text { R/W } & \text { Oh } & \begin{array}{l}\text { This bit forces the LMFC count. } \\ 0=\text { Normal operation } \\ 1=\text { Enables using a different starting value for the LMFC } \\ \text { counter }\end{array} \\ \hline 6-2 & \text { LMFC COUNT INIT } & \text { R/W } & \text { Oh } & \begin{array}{l}\text { When SYSREF transmits to the digital block, the LMFC count } \\ \text { resets to 0 and K28.5 stops transmitting when the LMFC count } \\ \text { reaches 31. The initial value that the LMFC count resets to can } \\ \text { be set using LMFC COUNT INTI. In this manner, the receiver } \\ \text { can be synchronized early because it receives the LANE } \\ \text { ALIGNMENT SEQUENCE early. The FORCE LMFC COUNT } \\ \text { register bit must be enabled. }\end{array} \\ \hline 1-0 & \text { RELEASE ILANE SEQ } & \text { R/W } & \text { Oh } & \begin{array}{l}\text { These bits delay the generation of the lane alignment sequence } \\ \text { by 0, 1, 2 or 3 multi frames after the code group synchronization. } \\ 00=0\end{array} \\ 01=1 \\ 10=2 \\ 11=3\end{array}\right]$

### 8.5.2.5.5 Register 5h (address = 5h), JESD Digital Page (6900h)

Figure 120. Register 5h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCRAMBLE EN | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-Undefined | W-Oh | W-Oh | W-0h | W-Oh | W-0h | W-Oh |  |

Table 57. Register 5h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | SCRAMBLE EN | R/W | Undefined | Scramble enable bit in the JESD204B interface. <br> $0=$ Scrambling disabled <br> $1=$ Scrambling enabled |
| $6-0$ | 0 | W | Oh | Must write 0 |

### 8.5.2.5.6 Register 6 h (address $=6 \mathrm{~h}$ ), JESD Digital Page (6900h)

Figure 121. Register 6h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 |  | FRAMES PER MULTI FRAME (K) |  |  |
| W-Oh | W-Oh | W-Oh | R/W-8h |  |  |  |

Table 58. Register 6h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-5$ | 0 | W | Oh | Must write 0 |
| $4-0$ | FRAMES PER MULTI FRAME (K) | R/W | 8 h | These bits set the number of multi frames. <br> Actual K is the value in hex +1 (that is, 0 Fh is $\mathrm{K}=16$ ). |

### 8.5.2.5.7 Register 7h (address = 7h), JESD Digital Page (6900h)

Figure 122. Register 7h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | SUBCLASS | 0 | 0 | 0 |
| W-Oh | $W-0 h$ | $W-0 h$ | $W-0 h$ | R/W-1h | W-0h | W-0h |  |

Table 59. Register 7h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-4$ | 0 | W | Oh | Must write 0 |
| 3 | SUBCLASS | R/W | hh | This bit sets the JESD204B subclass. <br> 000 = Subclass 0 backward compatible with JESD204A <br> $001=$ Subclass 1 deterministic latency using the SYSREF signal |
| $2-0$ | 0 | W | Oh | Must write 0 |

### 8.5.2.5.8 Register 16h (address = 16h), JESD Digital Page (6900h)

Figure 123. Register 16h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | LANE SHARE | 0 | 0 | 0 |
| $W-1 \mathrm{~h}$ | W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |

Table 60. Register 16h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7 | 1 | W | 1h | Must write 1 |
| 6-5 | 0 | W | Oh | Must write 0 |
| 4 | LANE SHARE | R/W | Oh | When using decimate-by-4, the data of both channels are output over one lane (LMFS = 1241). <br> $0=$ Normal operation (each channel uses one lane) <br> $1=$ Lane sharing is enabled, both channels share one lane (LMFS = 1241) |
| 3-0 | 0 | W | Oh | Must write 0 |

### 8.5.2.5.9 Register 31h (address = 31h), JESD Digital Page (6900h)

Figure 124. Register 31h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 61. Register 31h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | DA_BUS_REORDER[7:0] | R/W | Oh | Use these bits to program output connections between data <br> streams and output lanes in decimate-by-2 and decimate-by-4 <br> mode. Table 14 lists the supported combinations of these bits. |

### 8.5.2.5.10 Register 32h (address = 32h), JESD Digital Page (6900h)

Figure 125. Register 32h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :---: | :--- | :--- | :--- |

Table 62. Register 32h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | DB_BUS_REORDER[7:0] | R/W | Oh | Use these bits to program output connections between data <br> streams and output lanes in decimate-by-2 and decimate-by-4 <br> mode. Table 14 lists the supported combinations of these bits. |

### 8.5.2.6 JESD Analog Page (6A00h) Registers

### 8.5.2.6.1 Register 12h (address = 12h), JESD Analog Page (6A00h)

Figure 126. Register 12h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SEL EMP LANE 1 |  |  |  |  |  | ALWAYS WRITE 1 | 0 |
| R/W-Oh |  |  |  |  |  | W-0h | W-0h |

Table 63. Register 12h-15h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-2$ | SEL EMP LANE 1 | R/W | Oh | Selects the amount of de-emphasis for the JESD output <br> transmitter. The de-emphasis value in dB is measured as the <br> ratio between the peak value after the signal transition to the <br> settled value of the voltage in one bit period. <br> $000000=0 \mathrm{~dB}$ <br> $000001=-1 \mathrm{~dB}$ <br> $000011=-2 \mathrm{~dB}$ <br> $000111=-4.1 \mathrm{~dB}$ <br> $001111=-6.2 \mathrm{~dB}$ <br> $011111=-8.2 \mathrm{~dB}$ <br> $111111=-11.5 \mathrm{~dB}$ |
| 1 | ALWAYS WRITE 1 |  |  |  |
| 0 | 0 | W | Oh | $1=$ Always write 1 |

### 8.5.2.6.2 Registers 13h-15h (address $=13 \mathrm{~h}-15 \mathrm{~h}$ ), JESD Analog Page (6A00h)

Figure 127. Register 13h

| 7 | 5 | 4 | 3 | 1 | 0 |
| :---: | :---: | ---: | ---: | :---: | :---: |
|  | SEL EMP LANE 0 |  | 0 | 0 |  |
|  | R/W-Oh | W-Oh | W-Oh |  |  |

Figure 128. Register 14h

| 7 | 6 | 5 | 4 | 2 | 1 |
| :---: | ---: | ---: | ---: | ---: | :---: |
|  | SEL EMP LANE 2 |  | 0 | 0 |  |
|  | R/W-Oh | W-0h | W-0h |  |  |

Figure 129. Register 15h

| 7 | 6 | 4 | 3 | 2 | 0 |
| :---: | :---: | ---: | ---: | :---: | :---: |
|  | SEL EMP LANE 3 |  | 0 | 0 |  |
|  | R/W-Oh | W-Oh | W-Oh |  |  |

Table 64. Register 13h-15h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-2$ | SEL EMP LANE $x($ where $\mathrm{x}=0,2$, <br> or 3) | R/W | Oh | Selects the amount of de-emphasis for the JESD output <br> transmitter. The de-emphasis value in dB is measured as the <br> ratio between the peak value after the signal transition to the <br> settled value of the voltage in one bit period. <br> $000000=0 \mathrm{~dB}$ |
|  |  |  |  | $000001=-1 \mathrm{~dB}$ <br> $000011=-2 \mathrm{~dB}$ <br> $000111=-4.1 \mathrm{~dB}$ <br> $001111=-6.2 \mathrm{~dB}$ <br> $011111=-8.2 \mathrm{~dB}$ <br>  |
|  |  |  |  |  |
| $1-0$ | 0 | W | Oh | $0=$ Must write 0 |

### 8.5.2.6.3 Register 16h (address = 16h), JESD Analog Page (6A00h)

Figure 130. Register 16h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | JESD PLL MODE |
| $W-0 h$ | $W-O h$ | $W-O h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | R/W-Oh |

Table 65. Register 16h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-2$ | 0 | W | Oh | Must write 0 |

### 8.5.2.6.4 Register 17h (address = 17h), JESD Analog Page (6A00h)

Figure 131. Register 17h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | PLL RESET | LANE PDN 1 | 0 | LANE PDN 0 | 0 | 0 | 0 |
| W-Oh | R/W-Oh | R/W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh |  |

Table 66. Register 17h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | 0 | W | Oh | Must write 0 |

### 8.5.2.6.5 Register 1Ah (address = 1Ah), JESD Analog Page (6A00h)

Figure 132. Register 1Ah

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | FOVR CHA | 0 |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh | W-Oh |

Table 67. Register 1Ah Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-2$ | 0 | W | Oh | Must write 0 |
| 1 | FOVR CHA | R/W | Oh | Outputs FOVR signal for channel A on the PDN pin. FOVR CHA <br> EN (register 1Bh, bit 3) must be enabled. <br> $0=$ Normal operation <br> = FOVR on the PDN pin |
| 0 | 0 | W | Oh | Must write 0 |

### 8.5.2.6.6 Register 1Bh (address = 1Bh), JESD Analog Page (6A00h)

Figure 133. Register 1Bh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JESD SWING | 0 | FOVR CHA EN | 0 | 0 | 0 |  |
| R/W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh |  |  |

Table 68. Register 1Bh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-5 | JESD SWING | R/W | Oh | Selects output amplitude VOD (mVpp) of the JESD transmitter (for all lanes) $0=860 \mathrm{mVpp}$ <br> $1=810 \mathrm{mVpp}$ $2=770 \mathrm{mVpp}$ $3=745 \mathrm{mVpp}$ $4=960 \mathrm{mVpp}$ $5=930 \mathrm{mVpp}$ $6=905 \mathrm{mVpp}$ $7=880 \mathrm{mVpp}$ |
| 4 | 0 | W | Oh | Must write 0 |
| 3 | FOVR CHA EN | R/W | Oh | Enables overwrite of PDN pin with the FOVR signal from ChA. $0=$ Normal operation <br> $1=$ PDN is being overwritten |
| 2-0 | 0 | R/W | Oh | Must write 0 |

### 8.5.2.7 Offset Read Page (JESD BANK PAGE SEL = 6100h, JESD BANK PAGE SEL1 = 0000h) Registers

### 8.5.2.7.1 Register 068h (address = 068h), Offset Read Page

Figure 134. Register 068h

| 7 | 6 | 5 | 4 | 3 | 2 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FREEZE <br> CORR |  | DC OFFSET CORR BW |  | BYPASS <br> CORR | ALWAYS <br> WRITE 1 | 0 |
| R/W-0h |  | R/W-0h | R/W-0h | R/W-0h |  |  |

Table 69. Register 068h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7 | FREEZE CORR | R/W | Oh | Offset correction block is enabled by default. Set this bit to freeze the block. 0 = Default after reset <br> 1 = Offset correction block is frozen <br> See the DC Offset Correction Block in the ADS54J60 section for details. |
| 6-3 | DC OFFSET CORR BW | R/W | Oh | These bits allow the user to program the 3-dB bandwidth of the notch filter centered around $k \times f_{S} / 4(k=0,1,2)$. The notch filter is a first-order digital filter with $3-\mathrm{dB}$ bandwidth: <br> 3-dB bandwidth normalized to $f_{S}$ $\begin{aligned} & 0=2.99479 \mathrm{E}-07 \\ & 1=1.4974 \mathrm{E}-07 \\ & 2=7.48698 \mathrm{E}-08 \\ & 3=3.74349 \mathrm{E}-08 \\ & 4=1.87174 \mathrm{E}-08 \\ & 5=9.35872 \mathrm{E}-09 \\ & 6=4.67936 \mathrm{E}-09 \\ & 7=2.33968 \mathrm{E}-09 \\ & 8=1.16984 \mathrm{E}-09 \\ & 9=5.8492 \mathrm{E}-10 \\ & 10=2.9246 \mathrm{E}-10 \\ & 11=1.4623 \mathrm{E}-10 \end{aligned}$ <br> For example, at $\mathrm{f}_{\mathrm{S}}=1$ GSPS, if DC OFFSET CORR BW is set to 1 , the notch filter has a 3-dB bandwidth of 149.74 Hz . |
| 2 | BYPASS CORR | R/W | Oh | $0=$ Default after reset <br> 1 = Offset correction block is bypassed <br> See the DC Offset Correction Block in the ADS54J60 section for details. |
| 1 | ALWAYS WRITE 1 | R/W | Oh | Always write 1 |
| 0 | 0 | W | Oh | Must write 0 |

### 8.5.2.7.2 Register 069h (address = 069h), Offset Read Page

Figure 135. Register 069h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | EXT CORR EN |  |

Table 70. Register 069h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | EXT CORR EN |  |  | Enables loading of external estimate into offset correction block. <br> $0=$ Default after reset (device uses internal estimate for offset <br> correction) <br> $1=$ External estimate can be loaded by using the <br> ADCx_LOAD_EXT_EST register bits <br> See the DC Offset Correction Block in the ADS54J60 section for <br> details. |

ADS54J60
www.ti.com.cn

### 8.5.2.7.3 Registers 074h, 076h, 078h, 7Ah (address = 074h, 076h, 078h, 7Ah), Offset Read Page

Figure 136. Registers 074h, 076h, 078h, 7Ah

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADCx_CORR_INT_EST[7:0] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Table 71. Registers 074h, 076h, 078h, 7Ah Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-0$ | ADCx_CORR_INT_EST[7:0] | R/W | Oh | Internal estimate for all four interleaving ADC cores of the dc <br> offset corrector block can be read from these bits. <br> Keep the R/W bit set to 1 when reading from these registers. <br> See the DC Offset Correction Block in the ADS54J60 section for <br> details. |

8.5.2.7.4 Registers 075h, 077h, 079h, 7Bh (address $=075 h, 077 h, 079 h, 7 B h$ ), Offset Read Page

Figure 137. Registers $\mathbf{0 7 5 h}, \mathbf{0 7 7 h}, \mathbf{0 7 9 h}, 7 \mathrm{Bh}$

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | ADCx_CORR_INT_EST[10:8] |  |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |  |

Table 72. Registers 075h, 077h, 079h, 7Bh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-3$ | 0 | W | Oh | Must write 0 |
| $2-0$ | ADCx_CORR_INT_EST[10:8] | R/W | Oh | Internal estimate for all four interleaving ADC cores of the dc <br> offset corrector block can be read from these bits. <br> Keep the R/W bit set to 1 when reading from these registers. <br> See the DC Offset Correction Block in the ADS54J60 section for <br> details. |

### 8.5.2.8 Offset Load Page (JESD BANK PAGE SEL= 6100h, JESD BANK PAGE SEL1 = 0500h) Registers

### 8.5.2.8.1 Registers 00h, 04h, 08h, 0Ch (address = 00h, 04h, 08h, 0Ch), Offset Load Page

Figure 138. Registers 00h, 04h, 08h, 0Ch

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 73. Registers 00h, 04h, 08h, 0Ch Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-0$ | ADCx_LOAD_EXT_EST[7:0] | R/W | Oh | External estimate can be loaded into the dc offset corrector <br> blocks for all four interleaving ADC cores. <br> See the DC Offset Correction Block in the ADS54J60 section for <br> details. |

8.5.2.8.2 Registers 01h, 05h, 09h, 0Dh (address $=01 \mathrm{~h}, 05 \mathrm{~h}, 09 \mathrm{~h}, 0 \mathrm{Dh})$, Offset Load Page

Figure 139. Registers 01h, 05h, 09h, 0Dh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | ADCx_LOAD_EXT_EST[10:8] |  |
| $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | $R / W-0 h$ |  |  |

Table 74. Registers 01h, 05h, 09h, 0Dh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-3$ | 0 | W | Oh | Must write 0 |
| $2-0$ | ADCx_CORR_INT_EST[10:8] | R/W | Oh | External estimate can be loaded into the dc offset corrector <br> blocks for all four interleaving ADC cores. <br> See the DC Offset Correction Block in the ADS54J60 section for <br> details. |

## 9 Application and Implementation

## NOTE

Information in the following applications sections is not part of the Tl component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

### 9.1.1 Start-Up Sequence

The steps described in Table 75 are recommended as the power-up sequence with the ADS54J60 in 20X mode (LMFS = 8224).

INSTRUMENTS

Table 75. Initialization Sequence

| STEP | SEQUENCE | DESCRIPTION | PAGE BEING PROGRAMMED | COMMENT |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Power-up the device | Bring up IOVDD to 1.15 V before applying power to DVDD. Bring up DVDD to 1.9 V , AVDD to 1.9 V , and AVDD3V to 3.0 V . | - | See the Power Sequencing and Initialization section for power sequence requirements. |
| 2 | Reset the device | Hardware reset |  |  |
|  |  | Apply a hardware reset by pulsing pin 48 (low $\rightarrow$ high $\rightarrow$ low). | - | A hardware reset clears all registers to their default values. |
|  |  | Register writes are equivalent to a hardware reset. |  |  |
|  |  | Write address 0-000h with 81 h . | General register | Reset registers in the ADC and master pages of the analog bank. |
|  |  |  |  | This bit is a self-clearing bit. |
|  |  | Write address 4-001h with 00h and address 4-002h with 00h. | Unused page | Clear any unwanted content from the unused pages of the JESD bank. |
|  |  | Write address 4-003h with 00h and address 4-004h with 68h. | - | Select the main digital page of the JESD bank. |
|  |  | Write address 6-0F7h with 01h for channel A. | Main digital page (JESD bank) | Use the DIG RESET register bit to reset all pages in the JESD bank. |
|  |  |  |  | This bit is a self-clearing bit. |
|  |  | Write address 6-000h with 01h, then address 6-000h with 00h. |  | Pulse the PULSE RESET register bit for channel A. |
| 3 | Performance modes | Write address 0-011h with 80h. | - | Select the master page of the analog bank. |
|  |  | Write address 0-059h with 20h. | Master page (analog bank) | Set the ALWAYS WRITE 1 bit. |
| 4 | Program desired registers for decimation options and JESD link configuration | Default register writes for DDC modes and JESD link configuration (LMFS 8224). |  |  |
|  |  | Write address 4-003h with 00h and address 4-004h with 69h. | - | Select the JESD digital page. |
|  |  | Write address 6-000h with 80h. | JESD digital page (JESD bank) | Set the CTRL K bit for both channels by programming K according to the SYSREF signal later on in the sequence. |
|  |  | JESD link is configured with LMFS $=8224$ by default with no decimation. |  | See Table 14 for configuring the JESD digital page registers for the desired LMFS and programming appropriate DDC mode. |
|  |  | Write address 4-003h with 00h and address 4-004h with 6Ah. | - | Select the JESD analog page. |
|  |  | JESD link is configured with LMFS $=8224$ by default with no decimation. | JESD analog page (JESD bank) | See Table 14 for configuring the JESD analog page registers for the desired LMFS and programming appropriate DDC mode. |
|  |  | Write address 6-017 h with 40 h . |  | PLL reset. |
|  |  | Write address 6-017 h with 00h. |  | PLL reset clear. |
|  |  | Write address 4-003h with 00h and address 4-004h with 68h. | - | Select the main digital page. |
|  |  | JESD link is configured with LMFS $=8224$ by default with no decimation. | Main digital page (JESD bank) | See Table 14 for configuring the main digital page registers for the desired LMFS and programming appropriate DDC mode. |
|  |  | Write address 6-000h with 01 h and address 6-000h with 00 h . |  | Pulse the PULSE RESET register bit. All settings programmed in the main digital page take effect only after this bit is pulsed. |

## Table 75. Initialization Sequence (continued)

| STEP | SEQUENCE | DESCRIPTION | PAGE BEING PROGRAMMED | COMMENT |
| :---: | :---: | :---: | :---: | :---: |
| 5 | Set the value of $K$ and the SYSREF signal frequency accordingly | Write address 4-003h with 00h and address 4-004h with 69h. | - | Select the JESD digital page. |
|  |  | Write address 6-006h with XXh (choose the value of K ). | JESD digital page (JESD bank) | See the SYSREF Signal section to choose the correct frequency for SYSREF. |
| 6 | JESD lane alignment | Pull the SYNCB pin (pin 63) low. | - | Transmit K28.5 characters. |
|  |  | Pull the SYNCB pin high. |  | After the receiver is synchronized, initiate an ILA phase and subsequent transmissions of ADC data. |

### 9.1.2 Hardware Reset

Figure 140 and Table 76 show the timing for a hardware reset.


Figure 140. Hardware Reset Timing Diagram

Table 76. Timing Requirements for Figure 140

|  |  | MIN $\quad$ TYP $\quad$ MAX | UNIT |
| :--- | :--- | ---: | :---: |
| $\mathrm{t}_{1}$ | Power-on delay: delay from power up to active high RESET pulse | 1 | ms |
| $\mathrm{t}_{2}$ | Reset pulse duration: active high RESET pulse duration | 10 | ns |
| $\mathrm{t}_{3}$ | Register write delay: delay from RESET disable to SEN active | 100 | ns |

### 9.1.3 SNR and Clock Jitter

The signal-to-noise ratio (SNR) of the ADC is limited by three different factors: quantization noise, thermal noise, and jitter, as shown in Equation 4. The quantization noise is typically not noticeable in pipeline converters and is 98 dB for a 16 -bit ADC. The thermal noise limits the SNR at low input frequencies and the clock jitter sets the SNR for higher input frequencies.

$$
\begin{equation*}
S N R_{A D C}[d B c]=-20 \log \sqrt{\left(10^{-\frac{S N R_{\text {Quantization Noise }}}{20}}\right)^{2}+\left(10^{\left.-\frac{S N R_{\text {Thermal }} \text { oise }}{20}\right)^{2}+\left(10^{-\frac{S N R_{\text {Jitter }}}{20}}\right)^{2}}\right.} \tag{4}
\end{equation*}
$$

The SNR limitation resulting from sample clock jitter can be calculated by Equation 5:

$$
\begin{equation*}
\operatorname{SNR}_{\text {Jitter }}[d B c]=-20 \log \left(2 \pi \times f_{\text {in }} \times T_{\text {Jitter }}\right) \tag{5}
\end{equation*}
$$

The total clock jitter ( $\mathrm{T}_{\text {Jitter }}$ ) has two components: the internal aperture jitter ( 130 fs ) is set by the noise of the clock input buffer and the external clock jitter. $\mathrm{T}_{\text {Jitter }}$ can be calculated by Equation 6:

$$
\begin{equation*}
T_{\text {Jitter }}=\sqrt{\left(T_{\text {Jitter, Ext_clock_lnput }}\right)^{2}+\left(T_{\text {Aperture_ADC }}\right)^{2}} \tag{6}
\end{equation*}
$$

External clock jitter can be minimized by using high-quality clock sources and jitter cleaners as well as band-pass filters at the clock input. A faster clock slew rate also improves the ADC aperture jitter.

The ADS54J60 has a thermal noise of approximately 71.1 dBFS and an internal aperture jitter of 120 fs. The SNR, depending on the amount of external jitter for different input frequencies, is shown in Figure 141.


Figure 141. SNR versus Input Frequency and External Clock Jitter

### 9.1.4 DC Offset Correction Block in the ADS54J60

The ADS54J60 employs eight dc offset correction blocks (four per channel, one per interleaving core). Figure 142 shows a dc correction block diagram.


Figure 142. DC Offset Correction Block Diagram
The purpose of the dc offset correction block is to correct the dc offset of interleaving cores that mainly arise from the amplifier in the first pipeline stage. Any mismatch in dc offset among interleaving cores results in spurs at $f_{S} / 4$ and $f_{S} / 2$. The dc offset correction blocks estimate and correct the dc offset of an individual core, to the ideal mid-code value, and thereby remove the effect of offset mismatch.
The dc offset correction block can correct the dc offset of an individual core up to $\pm 1024$ codes.

In applications involving dc-coupling between the ADC and the driver, the dc offset correction block can either be bypassed or frozen because the block cannot distinguish the external dc signal from the internal dc offset. Figure 143 shows that when bypassed, the internal dc mismatch appears at dc, $\mathrm{f}_{\mathrm{S}} / 4$, and $\mathrm{f}_{\mathrm{S}} / 2$ frequency points and can be as big as -40 dBFS .


Figure 143. FFT After Bypassing the DC Offset Correction Block

### 9.1.4.1 Freezing the DC Offset Correction Block

After device is powered up, the dc offset correction block estimates the internal dc offset with the idle channel input before the block is frozen. When frozen, the correction block holds the last estimated value that belongs to the internal dc offset. After the correction block is frozen, an external signal can be applied.

### 9.1.4.2 Effect of Temperature

The internal dc offset of the individual cores changes with temperature, resulting in $f_{S} / 4$ and $f_{S} / 2$ spurs appearing again in the spectrum at a different temperature.
Figure 144 shows a variation of the $\mathrm{f}_{\mathrm{S}} / 4$ spur over temperature for a typical device.


NOTE: The offset correction block was frozen at room temperature, then the temperature was varied from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
Figure 144. Variation of the $\mathrm{f}_{\mathrm{S}} / \mathbf{4}$ Spur Over Temperature

Although some systems can accept such a variation in the $\mathrm{f}_{\mathrm{S}} / 4$ and $\mathrm{f}_{\mathrm{S}} / 2$ spurs across temperature, other systems may require the internal dc offset profile to be calibrated with temperature. To achieve this calibration, the device provides an option to read the internal estimate values from the correction block for each of the interleaving cores and also to load the values back to the correction block. For calibration, after power up, a temperature sweep can be performed with the idle channel input and the internal dc offset can be read back using the ADCx_CORR_INT_EST register bits for salient temperature points. Then during operation, when temperature changes, the corresponding estimates can be externally loaded to the correction block using the ADCx_LOAD_EXT_EST register bits.

The dc offset corrector block is enabled by default. For a given channel, the device can disable and freeze the block, read the estimate of the block, and load the external estimate.
Table 77 lists an example of required SPI writes for reading an internal estimate of the dc offset correction block, and then loading the estimate back to the corrector.

Table 77. Format (16-Bit Address, 8-Bit Data)

| STEP | $\begin{gathered} \text { ADDRESS } \\ (\mathrm{Hex})^{(1)} \end{gathered}$ | DATA (Hex) | COMMENT |
| :---: | :---: | :---: | :---: |
| Reading an internal estimate from both channels | 4-005 | 01 | This setting disables broadcast mode (channel A and B can be individually programmed) |
|  | 4-004 | 61 | Selects offset read page (61000000h) |
|  | 4-003 | 00 |  |
|  | 4-002 | 00 |  |
|  | 4-001 | 00 |  |
|  | Data from the offset read page can be read as below (keep the R/W bit $=1$ ) |  |  |
|  | E-074 | xx | Reading the internal estimate [7:0] for core 0 , channel A on the SDOUT pin |
|  | E-075 | xx | Reading the internal estimate [10:8] for core 0 , channel $A$ on the SDOUT pin |
|  | E-076 | xx | Reading the internal estimate [7:0] for core 1, channel A on the SDOUT pin |
|  | E-077 | xx | Reading the internal estimate [10:8] for core 1, channel A on the SDOUT pin |
|  | E-078 | xx | Reading the internal estimate [7:0] for core 2, channel A on the SDOUT pin |
|  | E-079 | xx | Reading the internal estimate [10:8] for core 2, channel A on the SDOUT pin |
|  | E-07A | xx | Reading the internal estimate [7:0] for core 3, channel A on the SDOUT pin |
|  | E-07B | xx | Reading the internal estimate [10:8] for core 3, channel A on the SDOUT pin |
|  | F-074 | xx | Reading the internal estimate [ $7: 0$ ] for core 0 , channel B on the SDOUT pin |
|  | F-075 | xx | Reading the internal estimate [10:8] for core 0 , channel B on the SDOUT pin |
|  | F-076 | xx | Reading the internal estimate [7:0] for core 1, channel $B$ on the SDOUT pin |
|  | F-077 | xx | Reading the internal estimate [10:8] for core 1, channel B on the SDOUT pin |
|  | F-078 | xx | Reading the internal estimate [7:0] for core 2, channel B on the SDOUT pin |
|  | F-079 | xx | Reading the internal estimate [10:8] for core 2, channel B on the SDOUT pin |
|  | F-07A | xx | Reading the internal estimate [7:0] for core 3, channel B on the SDOUT pin |
|  | F-07B | xX | Reading the internal estimate [10:8] for core 3, channel B on the SDOUT pin |

(1) The address field is represented in four hex bits in a-bcd format, where a contains information about the R/W, M, P, and CH bits, and bcd contain the actual address of the register.

Table 77. Format (16-Bit Address, 8-Bit Data) (continued)

| STEP | $\begin{gathered} \text { ADDRESS } \\ (\mathrm{Hex})^{(1)} \end{gathered}$ | DATA (Hex) | COMMENT |
| :---: | :---: | :---: | :---: |
| Loading an external estimate to both channels | 6-069 | 01 | Enables the external correction bit located in the offset read page for channel A |
|  | 7-069 | 01 | Enables the external correction bit located in the offset read page for channel B |
|  | 4-004 | 61 | Change page to offset load page (61000500h) |
|  | 4-003 | 00 |  |
|  | 4-002 | 05 |  |
|  | 4-001 | 00 |  |
|  | 6-000 | xx | Loading the external estimate [7:0] for core 0 , channel A through SPI writes |
|  | 6-001 | xx | Loading the external estimate [10:8] for core 0 , channel A through SPI writes |
|  | 6-004 | xx | Loading the external estimate [7:0] for core 1, channel A through SPI writes |
|  | 6-005 | xx | Loading the external estimate [10:8] for core 1, channel A through SPI writes |
|  | 6-008 | xx | Loading the external estimate [7:0] for core 2, channel A through SPI writes |
|  | 6-009 | xx | Loading the external estimate [10:8] for core 2, channel A through SPI writes |
|  | 6-00C | xx | Loading the external estimate [7:0] for core 3, channel A through SPI writes |
|  | 6-00D | xx | Loading the external estimate [10:8] for core 3, channel A through SPI writes |
|  | 7-000 | xx | Loading the external estimate [7:0] for core 0 , channel B through SPI writes |
|  | 7-001 | xx | Loading the external estimate [10:8] for core 0, channel B through SPI writes |
|  | 7-004 | xx | Loading the external estimate [7:0] for core 1, channel B through SPI writes |
|  | 7-005 | xx | Loading the external estimate [10:8] for core 1, channel B through SPI writes |
|  | 7-008 | xx | Loading the external estimate [7:0] for core 2, channel B through SPI writes |
|  | 7-009 | xx | Loading the external estimate [10:8] for core 2, channel B through SPI writes |
|  | 7-00C | xx | Loading the external estimate [7:0] for core 3, channel B through SPI writes |
|  | 7-00D | xx | Loading the external estimate [10:8] for core 3, channel B through SPI writes |

### 9.1.5 Idle Channel Histogram

Figure 145 shows a histogram of output codes when no signal is applied at the analog inputs of the ADS54J60. When the dc offset correction block of the device is bypassed, Figure 146 shows that the output code histogram becomes multi-modal with as many as four peaks because the ADS54J60 is a 4 -way interleaved ADC with each ADC core having a different internal dc offset.


When the dc offset correction block is frozen (instead of being bypassed), as shown in Figure 147, the output code histogram improves (compared to when bypassed). However, when temperature changes, the dc offset difference among interleaving cores may increase, resulting in increased spacing between peaks in the histogram.


Figure 147. Idle Channel Histogram (No Signal at Analog Inputs, DC Offset Correction is Frozen)

ADS54J60
www.ti.com.cn

### 9.2 Typical Application

The ADS54J60 is designed for wideband receiver applications demanding excellent dynamic range over a large input frequency range. A typical schematic for an ac-coupled receiver is shown in Figure 148.


NOTE: GND = AGND and DGND connected in the PCB layout.
Figure 148. AC-Coupled Receiver

## Typical Application (continued)

### 9.2.1 Design Requirements

### 9.2.1.1 Transformer-Coupled Circuits

Typical applications involving transformer-coupled circuits are discussed in this section. To achieve good phase and amplitude balances at the ADC inputs, surface-mount transformers can be used (for example, for frequencies up to 300 MHz , ADT1-1WT or WBC1-1 can be used and for higher input frequencies TC1-1-13M+ can be used). When designing dc driving circuits, the ADC input impedance must be considered. Figure 149 and Figure 150 show the impedance $\left(\mathrm{Z}_{\mathbb{N}}=\mathrm{R}_{\mathbb{I N}} \| \mathrm{C}_{\mathbb{I}}\right)$ across the $A D C$ input pins.


Figure 149. $\mathrm{R}_{\mathrm{IN}}$ vs Input Frequency


Figure 150. $\mathrm{C}_{\text {IN }}$ vs Input Frequency

By using the simple drive circuit of Figure 151, uniform performance can be obtained over a wide frequency range. The buffers present at the analog inputs of the device help isolate the external drive source from the switching currents of the sampling circuit.


Figure 151. Input Drive Circuit

### 9.2.2 Detailed Design Procedure

For optimum performance, the analog inputs must be driven differentially. This architecture improves commonmode noise immunity and even-order harmonic rejection. A small resistor ( $5 \Omega$ to $10 \Omega$ ) in series with each input pin is recommended to damp out ringing caused by package parasitics, as shown in Figure 151.

## Typical Application (continued)

### 9.2.3 Application Curves

Figure 152 and Figure 153 show the typical performance at 170 MHz and 230 MHz , respectively.


Figure 152. FFT for 170-MHz Input Signal

## 10 Power Supply Recommendations

The device requires a $1.15-\mathrm{V}$ nominal supply for IOVDD, a $1.9-\mathrm{V}$ nominal supply for DVDD, a $1.9-\mathrm{V}$ nominal supply for AVDD, and a $3.0-\mathrm{V}$ nominal supply for AVDD3V. For detailed information regarding the operating voltage minimum and maximum specifications of different supplies, see the Recommended Operating Conditions table.

## ADS54J60

### 10.1 Power Sequencing and Initialization

Figure 154 shows the suggested power-up sequencing for the device. Note that the $1.15-\mathrm{V}$ IOVDD supply must rise before the $1.9-\mathrm{V}$ DVDD supply. If the $1.9-\mathrm{V}$ DVDD supply rises before the $1.15-\mathrm{V}$ IOVDD supply, then the internal default register settings may not load properly. The other supplies (the 3-V AVDD3V and the 1.9-V AVDD), can come up in any order during the power sequence. The power supplies can ramp up at any rate and there is no hard requirement for the time delay between IOVDD ramp up to DVDD ramp-up (can be in orders of microseconds but is recommend to be a few milliseconds).


Figure 154. Power Sequencing for the ADS54Jxx Family of Devices

## 11 Layout

### 11.1 Layout Guidelines

The device evaluation module (EVM) layout can be used as a reference layout to obtain the best performance. A layout diagram of the EVM top layer is provided in Figure 155. A complete layout of the EVM is available at the ADS54J60 EVM folder. Some important points to remember during board layout are:

- Analog inputs are located on opposite sides of the device pinout to ensure minimum crosstalk on the package level. To minimize crosstalk onboard, the analog inputs must exit the pinout in opposite directions, as illustrated in the reference layout of Figure 155 as much as possible.
- In the device pinout, the sampling clock is located on a side perpendicular to the analog inputs in order to minimize coupling between them. This configuration is also maintained on the reference layout of Figure 155 as much as possible.
- Keep digital outputs away from the analog inputs. When these digital outputs exit the pinout, the digital output traces must not be kept parallel to the analog input traces because this configuration can result in coupling from the digital outputs to the analog inputs and degrade performance. All digital output traces to the receiver [such as a field-programmable gate array (FPGA) or an application-specific integrated circuit (ASIC)] must be matched in length to avoid skew among outputs.
- At each power-supply pin (AVDD, DVDD, or AVDDD3V), keep a $0.1-\mu \mathrm{F}$ decoupling capacitor close to the device. A separate decoupling capacitor group consisting of a parallel combination of $10-\mu \mathrm{F}, 1-\mu \mathrm{F}$, and $0.1-\mu \mathrm{F}$ capacitors can be kept close to the supply source.


## NOTE

The PDN and SDOUT traces must be routed away from the analog input traces. When the PDN and SDOUT pins are programmed to carry OVR information, the proximity of these pins to the analog input traces may result in degradation of ADC performance because of coupling. For best performance, the PDN and SDOUT traces must not overlap or cross the path of the analog input traces even if routed on different layers of the PCB.

### 11.2 Layout Example



Figure 155. ADS54J60 EVM layout

## 12 器件和文档支持

## 12.1 文档支持

## 12．1．1 相关文档

请参阅如下相关文档：

- 德州仪器（TI），《ADS54J20 双通道 12 位1．0GSPS 模数转换器》数据表
- 德州仪器（TI），《ADS54J40 双通道 14 位 $1.0 G S P S$ 模数转换器》数据表
- 德州仪器（TI），《ADS54J42 双通道 14 位 625MSPS 模数转换器》数据表
- 德州仪器（TI），《具有集成 $D D C$ 的 $A D S 54 J 66$ 四通道 14 位 500MSPS ADC》数据表
- 德州仪器（TI），《ADS54J69 双通道 16 位500MSPS 模数转换器》数据表
- 德州仪器（TI），《ADS54J60EVM 用户指南》


## 12.2 接收文档更新通知

要接收文档更新通知，请导航至 TI．com．cn 上的器件产品文件夹。单击右上角的通知我 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

## 12.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商＂按照原样＂提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

TI E2E ${ }^{\text {TM }}$ Online Community TI＇s Engineer－to－Engineer（E2E）Community．Created to foster collaboration among engineers．At e2e．ti．com，you can ask questions，share knowledge，explore ideas and help solve problems with fellow engineers．
Design Support TI＇s Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support．

## 12.4 商标

E2E is a trademark of Texas Instruments．
All other trademarks are the property of their respective owners．

## 12.5 静电放电警告

ESD 可能会损坏该集成电路。德州仪器（TI）建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。
ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 12.6 术语表

SLYZO22－TI 术语表。
这份术语表列出并解释术语，缩写和定义。

## 13 机械，封装和可订购信息

以下页面包含机械，封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS54J60IRMP | ACTIVE | VQFN | RMP | 72 | 168 | RoHS \& Green | NIPDAU | Level-3-260C-168 HR | -40 to 85 | AZ54J60 | Samples |
| ADS54J60IRMPT | ACTIVE | VQFN | RMP | 72 | 250 | RoHS \& Green | NIPDAU | Level-3-260C-168 HR | -40 to 85 | AZ54J60 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as " Pb -Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the $<=1000 \mathrm{ppm}$ threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall Tl's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.
*All dimensions are nominal

| Device | Package <br> Name | Package <br> Type | Pins | SPQ | Unit array <br> matrix | Max <br> temperature <br> $\left({ }^{\circ} \mathbf{C}\right)$ | L (mm) | W <br> $(\mathbf{m m})$ | K0 <br> $(\boldsymbol{\mu m})$ | P1 <br> $(\mathbf{m m})$ | $\mathbf{C L}$ <br> $(\mathbf{m m})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS54J60IRMP | RMP | VQFNP | 72 | 168 | $8 \times 21$ | 150 | 315 | 135.9 | 7620 | 14.65 | 11 |
| $(\mathbf{m m})$ |  |  |  |  |  |  |  |  |  |  |  |



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



NON SOLDER MASK DEFINED (PREFERRED)


SOLDER MASK DEFINED

SOLDER MASK DETAILS

NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).


NOTES: (continued)
5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要声明和免责声明

TI＂按原样＂提供技术和可靠性数据（包括数据表），设计资源（包括参考设计），应用或其他设计建议，网络工具，安全信息和其他资源不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性，某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：（1）针对您的应用选择合适的 TI 产品，（2）设计，验证并测试您的应用，（3）确保您的应用满足相应标准以及任何其他功能安全，信息安全，监管或其他要求。
这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔，损害，成本，损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti．com 上其他适用条款／TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments，Post Office Box 655303，Dallas，Texas 75265
Copyright © 2022 ，德州仪器（TI）公司


[^0]:    (1) See the Power-Down Mode section for details.

