

2A 单输入 I²C, 独立开关模式锂离子电池充电器, 此充电器具有集成的电流感测电阻器

查询样品: bq24257, bq24258

特性

- 具有集成电流感测电阻器的高效开关模式充电器
- 具有无电电池充电机制 (DBP) 引脚的 BC1.2 D+, D- 检测,与实现与外部 USB-PHI 的同步
- USB 充电兼容
- 100mA,

150mA, **500mA**, **900mA** 的可选输入电流限值。**1.5A** 和 **2A**

- 主机模式中(在 **I²C™** 通信之后,并且在安全装置 定时器超时之前)
 - 可编程电池充电电压 (V_{BATREG})
 - 可编程电池充电电流 (I_{CHG})
 - 可编程输入电流限值 (I_{LIM})
 - 基于输入电压的可编程动态电源管理阀值 (V_{IN_DPM})
 - 可编程输入过压保护阀值 (Vove)
 - 可编程安全定时器。
- 独立模式中(在 I²C™ 通信之前,并且在安全装置 定时器超时之后)
 - 高达 2A 的电阻器可编程 I_{CHG}, 具有电流监控 输出 (I_{SET})
 - 高达 2A 的电阻器可编程 I_{LIM}, 具有电流监控输出 (I_{LIM})
 - 电阻器可编程 V_{IN DPM}(VDPM)
- 具有禁用位的安全装置定时器
- 集成 4.9V, 50mA 低压降稳压器 (LDO)
- 完整的系统级保护

- 输入欠压闭锁 (UVLO),输入过压保护 (OVP), 电池 OVP,睡眠模式,V_{IN DPM}
- 输入电流限制
- 充电电流限制
- 热调节和热关断
- 基于电压的,并且与 **JEITA** 兼容的热敏电阻 **(NTC)** 监控输出
- 安全定时器
- 20V 额定最大输入电压
- 10.5V 最大运行输入电压 电压
- 针对高达 2A 充电率的低 R_{DS (接通)} 集成感测电阻器
- 开漏状态输出
- 针对小型电感器支持的运行频率为 3MHz 的同步定 频脉宽调制 (PWM) 控制器
- AnyBoot稳健耐用电池检测算法
- 用于在任一给定充电电流上改进充电时间的充电时间优化器

应用范围

- 手机,智能电话
- MP3 播放器
- 手持式设备
- 便携式媒体播放器

说明

bq2425x 是一款高度集成的单节锂离子电池充电器,针对空间有限且带有高容量电池的便携式应用,此充电器集成了充电电流感测元件。 单节充电器有一个由 USB 端口或 AC 墙式适配器供电运行的单一输入以提供多用途解决方案。 BC1.2 兼容 D+, D- 检测可识别充电下游端口 (CDP),专用充电端口 (DCP),标准下行端口 (SDP) 和非标准 USB 充电器。 为了在外部 USB-PHI 时启用或禁用 BC1.2 检测,附加无电电池充电机制 (DBP) 引脚的使用使得系统能够与一个无电电池状态同步。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoFree is a trademark of Texas Instruments. I^2C is a trademark of NXP B.V. Corporation.

All other trademarks are the property of their respective owners.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

说明(继续)

bq24257 有两个运行模式: 1) I2C 模式和 2) 独立模式。在 I2C 模式中,主机能够调整充电参数,并且监控充电器的运行状态。在独立模式下,外部电阻器设定输入电流限值、充电电流限值和输入 DPM 电平。这个模式也可在使用 DCP 适配器时作为缺省设置运行。 bq24257 在 I2C 寄存器被存取时,并且安全装置定时器未过期(如果被启用的话)时进入主机模式。

bq24258 只有一个运行模式,即独立模式。 在这个模式下,外部电阻器设定输入电流限值、充电电流限值和输入 DPM 电平。 这个模式也可在使用 DCP 适配器时作为缺省设置运行。 在 bq24258 上提供 EN1, EN2 和 EN3 引脚 以兼容 USB 3.0。

电池充电分为四个阶段:涓流充电、预充电、恒定电流和恒定电压。在所有的充电阶段,一个内部控制环路监视 IC 结温并且在超过内部温度阀值的情况下减少充电电流。此外,还包括一个基于电压的,且与 JEITA 标准兼容的电池组热敏电阻器监控输入 (TS) 来监控电池温度以实现安全充电。





AVAILABLE OPTIONS

Device	Default OVP	D+/D- or EN1, EN2, EN3	Default V _{OREG}	VLOWV	TS or DBP	Termination ⁽¹⁾	Chem	i2c	Addr	Default USB ILIM
bq24257	6.5V	D+/D-	4.2V	3V	TS	10%	Li / LiPo	Yes	0x6A	100mA
bq24258	10.5	EN1, EN2, EN3	4.2V	3V	TS	10%	LiFePO ₄	No	0x6A	N/A ⁽²⁾

- (1) Default behavior unless changed via i2C.
- (2) Selectable via the EN1, EN2, EN3 pins.

ORDERING INFORMATION

Part Number (1)	IC Marking	Package	Ordering Number	Quantity
		DSBGA-YFF	bq24257YFFR	3000
h = 0.4057	h =0.4057	DSBGA-YFF	bq24257YFFT	250
bq24257	bq24257	QFN-RGE	bq24257RGER	3000
		QFN-RGE	bq24257RGET	250
		DSBGA-YFF ⁽²⁾	bq24258YFFR	3000
h =0.4050	1 04050	DSBGA-YFF ⁽²⁾	bq24258YFFT	250
bq24258	bq24258	QFN-RGE ⁽²⁾	bq24258RGER	3000
		QFN-RGE ⁽²⁾	bq24258RGET	250

⁽¹⁾ This product is RoHS compatible, including a lead concentration that does not exceed 0.1% of total product weight, and is suitable for use in specified lead-free soldering processes. In addition, this product uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

⁽²⁾ Product Preview



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	IN	-1.3	20	٧
Pin voltage range (with respect	SW	-0.7	12	V
to PGND)	PMID, BOOT	-0.3	20	V
	CSIN, BAT, DPB, LDO, SCL, SDA, STAT, D+, D-, $\overline{\text{CE}}$, ISET, ILIM, VDPM	-0.3	7	V
BOOT relative to SW		-0.3	5	V
Output Current (Continuous)	IN		2	Α
Output Current (Continuous)	CSIN, BAT		4	Α
Output Sink Current	STAT		5	mA
Operating free-air temperature ra	ange	-40	85	°C
Junction temperature, TJ		-40	125	°C
Storage temperature, TSTG	-65	150	ů	
Lead temperature (soldering, 10		300	°C	
ESD Rating human body model (2)		2	kV

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

All voltages are with respect to PGND if not specified. Currents are positive into, negative out of the specified pin. Consult Packaging Section of the data book for thermal limitations and considerations of packages.

		MIN	MAX	UNITS
	IN voltage range	4.35	18 ⁽¹⁾	
V_{IN}	IN operating voltage range (bq24258)	4.35	10.5	V
	IN operating voltage range (bq24257)	4.35	6.5	
I _{IN}	Input current		2	Α
I _{CHG}	Current in charge mode, BAT		2	Α
I _{DISCHG}	Current in discharge mode, BAT		4	Α
R _{ISET}	Charge current programming resistor range	75		Ω
R _{ILIM}	Input current limit programming resistor range	105		Ω
TJ	Operating junction temperature range, T _J	0	125	°C

⁽¹⁾ The inherent switching noise voltage spikes should not exceed the absolute maximum rating on either the BOOT or SW pins. A *tight* layout minimizes switching noise.

THERMAL INFORMATION

	THERMAL METRIC ⁽¹⁾	bq24257	bq24258	LIMITO
	THERMAL METRIC	YFF	RGE	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	76.5	32.9	
θ_{JCtop}	Junction-to-case (top) thermal resistance	0.2	32.8	
θ_{JB}	Junction-to-board thermal resistance	44	10.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.6	0.3	· C/VV
ΨЈВ	Junction-to-board characterization parameter	43.4	10.7	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	N/A	2.3	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin.



ELECTRICAL CHARACTERISTICS

bq24257 App Circuit, $V_{UVLO} < V_{IN} < V_{OVP}$ AND $V_{IN} > V_{BAT} + V_{SLP}$, $T_J = 0$ °C - 125°C and $T_J = 25$ °C for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CURREN	ITS				<u>.</u>	
		$V_{\rm UVLO} < V_{\rm IN} < V_{\rm OVP}$ and $V_{\rm IN} > V_{\rm BAT} + V_{\rm SLP},$ PWM switching, CE enable		13		mΛ
I _{IN}	Supply current from IN	$V_{\rm UVLO}$ < $V_{\rm IN}$ < $V_{\rm OVP}$ and $V_{\rm IN}$ > $V_{\rm BAT}$ + $V_{\rm SLP}$, PWM switching, CE disable			5	mA
		0°C< T _J < 85°C, High-Z Mode		170	225	μA
	Battery discharge current in high	0°C< T _J < 85°C, V _{BAT} = 4.2 V, VIN = 0 V or 5V, High-Z Mode		16	22	μΑ
I _{BAT}	impedance SYSOFF mode , (BAT, SW,SYS)	0°C< T _J < 85°C, V _{BAT} = 4.2 V, VIN = 0V, SYSOFF Mode			1	μΑ
BATTERY CHA	RGER				*	
	Internal battery charger MOSFET on-	Measured from BAT to SYS, V _{BAT} = 4.2V (WCSP)		20	30	mΩ
R _{SNS}	resistance	Measured from BAT to SYS, V _{BAT} = 4.2V (QFN)		30	40	
	I ² C mode	Operating in voltage regulation,	3.5		4.44	\/
V	SA mode	Programmable range		4.2		V
V _{BATREG}	\/-\f	T _J = 25°C	-0.5%		0.5%	
	Voltage regulation accuracy	T _J = 0°C to 125°C	-0.75%		0.75%	
	Fast charge current range	$V_{LOWV} \le V_{BAT} < V_{BATREG}$	500		2000	mA
I _{CHG}	Fast charge current accuracy	I ² C mode	-7%		+7%	
I _{CHG_LOW}	Low Charge Current Setting	Set via I ² C	297	330	363	mA
K _{ISET}	Programmable fast charge current factor	$I_{CHG} = \frac{K_{ISET}}{R_{ISET}}$ $(0.5 A \le I_{CHG} < 2 A)$	232.5	250	267.5	ΑΩ
V _{ISET}	Maximum ISET pin voltage (in regulation)			0.42		V
R _{ISET-SHORT}	Short circuit resistance threshold		45	55	75	Ω
V	Hyptoropia for V	Battery voltage rising bq24257	2.9	3	3.1	V
V_{LOWV}	Hysteresis for V _{LOWV}	Battery voltage falling		100		mV
I _{PRECHG}	Pr-charge current (V _{BATUVLO} < V _{BAT} < V _{LOWV})	Ipre-charge is percentile of the external fast charge settings.	8	10	12	% I _{CHG}
V _{BAT UVLO}	Battery under voltage lockout threshold	VBAT rising	2.37	2.5	2.63	V
	Battery UVLO hysteresis			200		mV
t _{DGL(LOWV)}	Deglitch time for pre-charge to fast charge transition			32		ms
V	Battery short threshold	Battery voltage rising	1.9	2	2.1	V
V _{BATSHRT}	Hysteresis for V _{BATSHRT}	Battery voltage falling		100		mV
I _{BATSHRT}	Trickle charge current (V _{BAT} < V _{BATSHRT})		25	35	50	mA
t _{DGL(BATSHRT)}	Deglitch time for trickle charge tp pre- charge transition			256		us
	Termination current threshold	Termination Current on SA only		10		%ICHG
I _{TERM}	Termination current threshold tolerance		-10%		10%	
t _{DGL(TERM)}	Deglitch time for charge termination	Both rising and falling, 2-mV overdrive, t_{RISE} , t_{FALL} = 100 ns		64		ms
V _{RCH}	Recharge threshold voltage	Below V _{BATREG}	70	115	160	mV
t _{DGL(RCH)}	Deglitch time	V _{BAT} falling below V _{RCH} , t _{FALL} = 100 ns		32		ms



ELECTRICAL CHARACTERISTICS (continued)

bq24257 App Circuit, $V_{UVLO} < V_{IN} < V_{OVP}$ AND $V_{IN} > V_{BAT} + V_{SLP}$, $T_J = 0^{\circ}C - 125^{\circ}C$ and $T_J = 25^{\circ}C$ for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BATTERY DET	ECTION				J.	
V _{BATREG_HI}	Battery detection high regulation voltage	Same as V _{BATREG}		V_{BATREG}		V
V _{BATREG_LO}	Battery detection low regulation voltage	360 mV offset from V _{BATREG}	V _{BATREG} - 480mV		V	
V _{BATDET_HI}	Battery detection comparator	V _{BATREG} = V _{BATREG} HI		V _{BATREG} - 120 mV		V
V _{BATDET_LO}	Battery detection comparator	V _{BATREG} = V _{BATREG_LO}		V _{BATREG} + 120 mV		V
I _{DETECT}	Battery detection sink current)	Always on during battery detection		7.5		mA
t _{DETECT}	Battery detection time	For both V _{BATREG_HI} and V _{BATREG_LO}		32		ms
T _{safe}	Safety Timer Accuracy		-10%		10%	
BATTERY CHA	RGER LiFePO4 (bq24258)					
$V_{REG-OVCHG}$	Over charge voltage regulation		3.76	3.8	3.84	V
V _{FLT-CHG}	Float charge regulation		3.46	3.5	3.54	V
V _{OVCHG}	Overcharge comparator for LiFePo	V _{BAT} rising	3.65	3.7	3.75	V
V _{OVCHG-HYS}		V _{BAT} falling		300		mV
t _{DGL(OVCHG)}	Deglitch on the overcharge comparator			32		ms
INPUT PROTEC	CTION					
		I _{IN_LIMIT} = 100 mA	90	95	100	
		I _{IN LIMIT} = 150 mA	135	142.5	150	
		I _{IN LIMIT} = 500 mA	450	475	500	
		I _{IN_LIMIT} = 900 mA	810	860	910	mA
I _{IN}	Input current limiting	I _{IN LIMIT} = 1500 mA	1400	1475	1550	
		I _{IN LIMIT} = 2000 mA	1850	1950	2050	
		I _{IN_LIMIT} = External	IL	$I_{LIM} = \frac{K_{ILIM}}{R_{ILIM}}$		
I _{LIM}	Maximum input current limit programmable range for IN input		500		2000	mA
K _{ILIM}	Maximum input current factor for IN input	I _{LIM} = 500 mA to 2 A	240	270	300	ΑΩ
V _{ILIM}	Maximum ILIM pin voltage (in regulation)			0.42		V
R _{ILIM-SHORT}	Short circuit resistance threshold		65	83	105	Ω
	V threshold range	SA mode	4.2		10	V
V_{IN_DPM}	V _{IN_DPM} threshold range	I ² C mode	4.2		4.76	V
	V _{IN_DPM} threshold accuracy	Both I2C and SA mode	-2%		2%	
V _{REF_DPM}	DPM regulation voltage	External resistor setting only	1.15	1.2	1.25	V
V _{DPM_SHRT}	VIN_DPM short threshold	If VDPM is shorted to ground, V _{IN_DPM} threshold will use internal default value		0.3		V
M	IC active threshold voltage	V _{IN} rising	3.15	3.35	3.5	V
V_{UVLO}	IC active hysteresis	V _{IN} falling from above V _{UVLO}		175		mV
Sleep-mode entry threshold, $V_{\text{SUPPLY-}}$ VBAT		V _{IN} falling	0	50	100	mV
-	Sleep-mode exit hysteresis	V _{IN} rising	40	100	160	mV
t _{DGL(SLP)}	Deglitch time for supply rising above V _{SLP} +V _{SLP_EXIT}	Rising voltage, 2-mV over drive, t _{RISE} = 100ns		32		ms
	Input supply OVP threshold voltage (bq24258)	IN rising	IN_OVP -200mV	IN_OVP	IN_OVP +200mV	\/
V_{OVP}	Input supply OVP threshold voltage (bq24257)	IN rising	6.3	6.5	6.7	V
	V _{OVP} hysteresis	IN falling from V _{OVP}		100	6.8	mV



ELECTRICAL CHARACTERISTICS (continued)

bq24257 App Circuit, $V_{UVLO} < V_{IN} < V_{OVP}$ AND $V_{IN} > V_{BAT} + V_{SLP}$, $T_J = 0$ °C - 125°C and $T_J = 25$ °C for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{DGL(OVP)}	Deglitch time for IN Rising above VOVP	IN rising voltage, t _{RISE} = 100ns		32		ms
V	Battery OVP threshold voltage	VBAT threshold over V _{BATREG} to turn off charger during charge	102.5	105	107.5	% V _{BATREG}
V _{BOVP}	V _{BATOVP} hysteresis	Lower limit for V_{BAT} falling from above V_{BOVP}		1		
t _{DGL(BOVP)}	BOVP Deglitch	Battery entering/exiting BOVP		1		ms
PWM CONVER	TER					
R _{ON(BLK)}	Internal blocking MOSFET on- resistance	Measured from IN to PMID (WCSP and QFN)		60	100	mΩ
R _{ON(HS)}	Internal high-side MOSFET on- resistance	Measured from IN to SW (WCSP and QFN)		100	150	mΩ
R _{ON(LS)}	Internal low-side MOSFET on- resistance	Measured from SW to PGND (WCSP and QFN)		110	165	mΩ
I _{CbC}	Cycle-by-cycle current limit	VSYS shorted	2.6	3.2	3.8	Α
f _{OSC}	Oscillator frequency		2.7	3	3.3	MHz
D _{MAX}	Maximum duty cycle			95%		
D _{MIN}	Minimum duty cycle		0%			
_	Thermal trip			150		
T _{SHTDWN}	Thermal hysteresis			10		°C
T _{REG}	Thermal regulation threshold	Charge current begins to cut off		125		
LDO	<u> </u>	5 5				
V _{LDO}	LDO Output Voltage	V _{IN} = 5.5V, ILDO = 0 to 50 mA	4.65	4.85	5.04	V
I _{LDO}	Maximum LDO Output Current	1114 5.5.1, 1.2.2 5.15 55 11.1	50			mA
V _{LDO}	LDO Dropout Voltage (V _{IN} – V _{LDO})	V _{IN} = 5 V, I _{LDO} = 50 mA		200	300	mV
	K NTC MONITOR	TIN S T, LDO SS III.			300	
V _{HOT}	High temperature threshold	V _{TS} falling	29.6	30	30.4	
V _{HYS(HOT)}	Hysteresis on high threshold	v _{TS} rising	20.0	1	3011	$%V_{LDO}$
V _{WARM}	Warm temperature threshold	V _{TS} falling	37.9	38.3	38.7	
V _{HYS(WARM)}	Hysteresis on warm temperature threshold	V _{TS} rising	07.3	1	30.7	$%V_{LDO}$
V _{COOL}	Cool temperature threshold	VTS rising	56.5	56.5	56.9	
V _{HSY(COOL)}	Hysteresis on cool temperature threshold	V _{TS} falling		1		$%V_{LDO}$
V _{COLD}	Low temperature threshold	V _{TS} rising	59.6	60	60.4	
V _{HYS(COLD)}	Hysteresis on low threshold	V _{TS} falling		1		$%V_{LDO}$
V _{TS_DIS}	TS disable threshold		70		73	%V _{LDO}
t _{DGL(TS)}	Deglitch time on TS change			32		ms
	EN1, EN2, EN3, CE, SCL, SDA)					
V _{IH}	Input high threshold		1			V
V _{IL}	Input low threshold				0.4	V
	UTS (STAT, PG, CHG)				0.1	•
V _{OL}	Low-level output saturation voltage	I _O = 5 mA, sink current			0.4	V
I _{IH}	High-level leakage current	Hi-Z and 5 V applies			1	uA
TIMERS	gir lover loanage outroit	= 4114 0 7 4551100			'	J/ (
	45 min safety timer			2700		S
t _{SAFETY}	•					
	6 hr safety timer			21600		S
	9 hr safety timer			32400		S
t _{WATCH-DOG}	Watch dog timer			50		S




ELECTRICAL CHARACTERISTICS (continued)

bq24257 App Circuit, $V_{UVLO} < V_{IN} < V_{OVP}$ AND $V_{IN} > V_{BAT} + V_{SLP}$, $T_J = 0^{\circ}C - 125^{\circ}C$ and $T_J = 25^{\circ}C$ for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
D+, D- DETECTION								
I _{DP_SRC}	D+ current source for DCD	DCD	7		13	μΑ		
R _{DM_DWN}	D– pull-down resistance for DCD	DCD	14.25		24.8	kΩ		
V _{DP_LOW}	D+ low comparator threshold for DCD	DCD	0.85	0.9	0.95	V		
V_{DP_SRC}	D+ source voltage for Primary Detection	Primary Detection	0.5	0.6	0.7	٧		
I _{DP_SRC_PD}	D+ source voltage output current for Primary Detection	Primary Detection	200			μΑ		
I _{DM_SINK}	D- sink current for Primary Detection	Primary Detection	50	100	150	μA		
V _{DAT_REF}	Primary Detection threshold	Primary Detection	250	325	400	mV		
V _{LGC}	Primary Detection threshold	Primary Detection	0.85	0.9	0.95	V		
V _{DM_SRC}	D– source voltage for Secondary Detection	Secondary Detection	0.5	0.6	0.7	٧		
I _{DM_SRC_PD}	D– source voltage output current for Secondary Detection	Secondary Detection	200			μΑ		
I _{DP_SINK}	D+ sink current for Secondary Detection	Secondary Detection	50	100	150	μΑ		
V _{DAT_REF}	Secondary Detection threshold	Secondary Detection	250	325	400	mV		
V _{ATT_LO}	Apple/TomTom detection low threshold	Apple, TomTom Detection	1.8	1.85	1.975	٧		
V _{ATT_HI}	Apple/TomTom detection high threshold	Apple, TomTom Detection	3.2	3.5	4.05	٧		
•	Innut Conscitance	D-, switch open		4.5		pF		
C _I	Input Capacitance	D+, switch open		4.5				
1	Lookogo Current into D./D	D-, switch open	-1		1	μA		
I _{D_LKG}	Leakage Current into D+/D-	D+, switch open	-1		1	μA		





BLOCK DIAGRAM







PIN OUTS











PIN FUNCTIONS

	PIN FUNCTIONS						
PIN NAME	bq24257	bq24257	bq24258	bq24258	I/O	DESCRIPTION	
	YFF	RGE	YFF	RGE			
IN	A5,B5,C5	19	A5,B5,C5	19	I	Input power supply. IN is connected to the external DC supply (AC adapter or USB port). Bypass IN to PGND with >2 μ F ceramic capacitor	
PMID	D5	20	D5	20	1	Connection between blocking FET and high-side FET. Connect a 1 μF capacitor from PMID to PGND as close to the PMID and PGND pins as possible	
SW	A4,B4,C4	17-18	A4,B4,C4	17-18	0	Inductor Connection. Connect to the switching side of the external inductor.	
BOOT	E5	21	E5	21	I	High Side MOSFET Gate Driver Supply. Connect a 0.033 μ F ceramic capacitor (voltage rating > 15 V) from BOOT to SW to supply the gate drive for the high side MOSFETs.	
PGND	A3,B3,C3, F3	15-16	A3,B3,C3, D3,F3	15-16		Power Ground terminal. Connect to the ground plane of the circuit. For QFN only, connect to the thermal pad of the IC.	
CSIN	A2,B2,C2	13-14	A2,B2,C2	13-14	I	System Voltage Sense and SMPS output filter connection. Connect CSIN to the system output at the output bulk capacitors. Bypass CSIN locally with at least 1 $\mu\text{F}.$	
BAT	A1,B1,C1	11-12	A1,B1,C1	11-12	I/O	Battery Connection. Connect to the positive terminal of the battery. Additionally, bypass BAT with at least 20 μ F capacitor to GND.	
TS	F1	9	F1	9	I	Battery Pack NTC Monitor. Connect TS to the center tap of a resistor divider from LDO to GND. The NTC is connected from TS to GND. The TS function provides 4 thresholds for JEITA or PSE compatibility. See the NTC Monitor section for more details on operation and selecting the resistor values.	
VDPM	E4	23	E4	23	I	Input DPM Programming Input. Connect a resistor divider between IN and GND with VDPM connected to the center tap to program the Input Voltage based Dynamic Power Management threshold (VIN_DPM). The input current is reduced to maintain the supply voltage at VIN_DPM. The reference for the regulator is 1.2 V. Short pin to GND if external resistors are not desired—this sets a default of 4.36 V for the input DPM threshold.	
ISET	D1	10	D1	10	I	Charge Current Programming Input. Connect a resistor from ISET to GND to program the fast charge current.	
ILIM	F5	22	F5	22	I	Input Current Limit Programming Input. Connect a resistor from ILIM to GND to program the input current limit for IN. The current limit is programmable from 0.5A to 2A. ILIM has no effect on the USB input. If an external resistor is not desired, short to GND for a 2 A default setting.	
CE	D4	1	D4	1	I	Charge Enable Active-Low Input. Connect CE to a high logic level to place the battery charger in standby mode.	
EN1			F2	5	I	Input Current Limit Configuration Inputs. Use EN1, EN2, and EN3 to control the	
EN2			E2	6	I	maximum input current and enable USB compliance. See Table 1 for programming details.	
EN3			D2	3	I		
PG	E1	8	E1	8	0	Power Good Open Drain Output. /PG is pulled low when a valid supply is connected to IN. A valid supply is between VBAT+VSLP and VOVP. If no supply is connected or the supply is out of this range, /PG is high impedance.	
STAT	E3	7	E3	7	0	Status Output. STAT is an open-drain output that signals charging status and fault interrupts. STAT pulls low during charging. STAT is high impedance when charging is complete or the charger is disabled. When a fault occurs, a 256 μ s pulse is sent out as an interrupt for the host. STAT is enabled/disabled using the EN_STAT bit in the control register. STAT will indicate recharge cycles. Connect STAT to a logic rail using an LED for visual indication or through a 10 $k\Omega$ resistor to communicate with the host processor.	
NC				2		Not connected	
SCL	E2	6			I	$I^2 C$ Interface Clock. Connect SCL to the logic rail through a 10 $k\Omega$ resistor.	
SDA	F2	5			I/O	I^2 C Interface Data. Connect SDA to the logic rail through a 10 kΩ resistor.	
D+	D3	2			I	BC1.2 compatible D+/D- Based Adapter Detection. Detects DCP, SDP, and	
D-	D2	3			I	CDP. Also complies with the unconnected dead battery provision clause. D+ and D- are connected to the D+ and D- outputs of the USB port at power up. Also includes the detection of Apple™ and TomTom™ adapters where a 500mA input current limit is enabled.	
LDO	F4	24	F4	24	0	LDO output. LDO is regulated to 4.9 V and drives up to 50 mA. Bypass LDO with a 1µF ceramic Capacitor. LDO is enabled when $V_{UVLO} < V_{IN} <$ 19 V.	
AGND		4		4		Analog Ground for QFN only. Connect to the thermal pad and the ground plane of the circuit.	

TEXAS INSTRUMENTS

TYPICAL APPLICATION CIRCUITS




Figure 1. bq24257 Typical Application Circuit







Figure 2. bq24258 Typical Application Circuit

TEXAS INSTRUMENTS

TYPICAL CHARACTERISTICS



0

200

400 600

800 1000 1200 1400 1600 1800 2000

Output Current (mA)

Figure 7.

Output Current (mA)

Figure 8.


800 1000 1200 1400 1600 1800 2000

200 400 600

0




TYPICAL CHARACTERISTICS (continued)





TYPICAL CHARACTERISTICS (continued)






CHARGE PROFILE

The bq24257 family provides a switch-mode buck regulator with output non-power path and a charge controller to provide optimum performance over the full battery charge cycle. The control loop for the buck regulator has 6 primary feedback loops that can set the duty cycle:


- 1. Constant Current (CC)
- 2. Constant Voltage (CV)
- 3. Input Current (I_{ILIM})
- 4. Input Voltage (V_{IN DPM})
- 5. Die Temperature
- 6. Cycle by Cycle Current

The feedback with the minimum duty cycle will be chosen as the active loop. The bq24257 supports a precision Li-lon or Li-Polymer charging system for single-cell applications. The bq24257 includes an integrated charge sense resistor for highly accurate charge current sensing while reducing the external BOM requirements. The figure below illustrates a typical charge profile.



The bq24258 supports an advanced Lithium-Iron-Phosphate (LiFePO₄) algorithm. This allows for the charger to source the charge current up to the $V_{REG-OVCHG}$ level before entering the float charge region. See below for the charge profile characteristics:





EN1, EN2, EN3 Pins

If the D+, D- detection pins are not used (bq24257), input current limit pins are available for GPIO control. The EN1, EN2, and EN3 pins are available in the bq24258 spin to support USB 3.0 compliance. When the input current limit pins change state, the VIN_DPM threshold changes as well. See Table 1 for details:

Table 1. EN1, and EN2 Truth Table⁽¹⁾

EN3	EN2	EN1	INPUT CURRENT LIMIT	VINDPM THRESHOLD
0	0	0	500mA	4.36V
0	0	1	Externally programmed by ILIM (up to 2.0A)	Externally programmed VDPM
0	1	0	100mA	4.36V
0	1	1	Input Hi-Z	None
1	0	0	900mA	4.36V
1	0	1	Externally programmed by ILIM (up to 2.0 A)	Externally programmed VDPM
1	1	0	150mA	4.36V
1	1	1	Input Hi-Z	None

⁽¹⁾ If EN3 = 0, it will be USB 2.0 compliant; If EN3 = 1, USB 3.0 compliant.

I2C and STAND ALONE OPERATION

The bq24257 series offers a unique feature when compared to traditional host mode chargers—the default input current limit, output current limit and VIN_DPM parameters can be set via external resistors. In traditional host mode chargers, the default parameters are programmed during manufacturing to set the i2c registers at a specific default. If an end application calls for an alternate default setting, the traditional charger is left with the only option of changing the parameters at the manufacturing stage. This may not always be acceptable.



Figure 16 illustrates the behavior of the bq24257 when transitioning between i2c mode and stand alone mode (except for the bq24257).




Figure 16. I2C and Stand Alone Mode Handoff

Once the battery or input is inserted and above the good thresholds, the device will determines if an i2c command has been received in order to discern whether to operate from the i2c registers or the external settings. Note that the bq24257 does not have EN1/EN2 pins and therefore the input current limit will be based on the D+/D- results. When in host mode (i2c operation), the device will enter stand alone operation once the watchdog timer expires.

External settings: ISET, ILIM and VIN_DPM

The fast charge current resistor (R_{ISET}) can be set by using the following formula:

$$R_{ISET} = \frac{K_{ISET}}{I_{FC}} = \frac{250}{I_{FC}} \tag{1}$$

Where I_{FC} is the desired fast charge current setting in Amperes.

The input current limit resistor (R_{ILIM}) can be set by using the following formula:

$$R_{ILIM} = \frac{K_{ILIM}}{I_{IC}} = \frac{270}{I_{IC}} \tag{2}$$

Where IIC is the desired input current limit in Amperes.

Based on the application diagram reference designators, the resistor R_1 and R_2 can be calculated as follows to set $V_{\text{IN DPM}}$:

$$V_{IN_DPM} = V_{REF_DPM} \times \frac{R_1 + R_2}{R_2} = 1.2 \times \frac{R_1 + R_2}{R_2}$$
(3)

 V_{IN_DPM} should be chosen first along with R_1 . Choosing R_1 first will ensure that R_2 will be greater than the resistance chosen. This is the case since V_{IN_DPM} should be chosen to be greater than $2x \ V_{REF_DPM}$.



If resistors are not desired for BOM count reduction, the VDPM and the ILIM pins can be shorted to set the internal defaults. However, the ISET resistor must be populated as this will be interpreted as a fault. Table 2 summarizes the settings when the ILIM, ISET, and $V_{\text{IN DPM}}$ pins are shorted to GND.

Table 2. ILIM, VDPM, and ISET Short Behaviors

PIN SHORTED	BEHAVIOR
ILIM	Input current limit = 2A
VDPM	$V_{IN_DPM} = 4.36V$
ISET	Fault—Charging Suspended

BC1.2 D+/D- DETECTION

The bq24257 includes a fully BC1.2 compatible D+/D- source detection. This detection supports the following types of ports:

- DCP (dedicated charge port)
- CDP (charging downstream port)
- SDP (standard downstream port)
- Apple™/TomTom™ ports

This D+/D- detection algorithm does not support ACA (accessory charge adapter) identification, but the input current will default to 500mA when a charge port is attached to the ACA and bq24257 is connected to the OTG port.

The D+/D- detection algorithm is only active when the device is in standalone mode (e.g. the host is not communicating with the device and the watch dog timer has expired). However, when the device is in host mode (that is, host is communicating via i2c to the device) writing a '1' to register 0x04 bit location 4 (DPDM_EN) forces the device to perform a D+/D- detection on the next power port insertion. This allows the D+/D- detection to be enabled in both host mode and default mode.

The D+/D- detection algorithm has 5 primary states. These states are termed the following:

- 1. Data Contact Detect
- 2. Primary Detection
- 3. Secondary Detection
- 4. Non-standard Adapter Detection (for Apple™ / TomTom™)
- 5. Detection Configuration

The DCD state determines if the device has properly connected to the D+/D- lines. If the device is not in host mode and VBUS is inserted (or DPDM_EN is true) the device will enter the DCD state and enable the appropriate algorithm. If the DCD timer expires, the device will enter the Non-standard Adapter Detection (for AppleTM / TomTomTM) state. Otherwise it will enter the Primary Detection state.

When entering the Primary Detection state, the appropriate algorithm is enabled to determine whether to enter the secondary detection state for DCP and CDP or the secondary detection state for SDP/Non-Standard adaptors.

The non-standard adapter detection state for Apple™ / TomTom™ tests for the unique conditions for these non-standard adapters. If the algorithm passes the unique conditions found with these adapters, it will proceed to the Detection Configuration state. Otherwise it will revert back to the primary detection state.

The secondary detection state determines whether the input port is a DCP, CDP, SDP, or other non-standard adapters. If the Primary Detection state indicated that the input port is either a DCP or CDP, the device will enable the appropriate algorithm to differentiate between the two. If the Primary Detection state indicated that the input port is either a SDP or non-standard adapter, the device will enable the appropriate algorithm to differentiate between these two ports. Once complete, the device will continue to the Detection Configuration state.






Figure 17. Detection Configuration State

The detection configuration state sets the input current limit of the device along with the charge timer. The exception to the CDP and the SDP settings are due to the Dead Battery Provision (DBP) clause for unconnected devices. This clause states that the device can pull a maximum of 100mA when not connected due to a dead battery. During the battery wakeup time, the device sources a voltage on the D+ pin in order to comply with the DBP clause. Once the battery is good, the system can clear the D+ pin voltage by writing a '1' to address 0x07 bit position 4 (CLR_VDP). The device must connect to the host within 1sec of clearing the D+ pin voltage per the DPB clause.

A summary of the input current limits and timer configurations for each charge port type are found in Table 3.

CHARGE PORT TYPE	INPUT CURRENT LIMIT	CHARGE TIMER
DCP	External ILIM	6 hours
CDP Dead Battery	100 mA	45 minutes
CDP Good Battery	1500 mA	6 hours
SDP Dead Battery	100 mA	45 minutes
SDP Good Battery	Hi-Z	N/A
Non-Standard	500 mA	6 hours

Table 3. D+, D- Detection Results per Charge Port Type

TRANSIENT RESPONSE

The bq2425x includes an advanced hybrid switch mode control architecture. When the device is regulating the charge current (fast-charge), a traditional voltage mode control loop is used with a Type-3 compensation network. However, the bq2425x switches to a current mode control loop when the device enters voltage regulation. Voltage regulation occurs in three charging conditions: 1) Minimum system voltage regulation, 2) Battery voltage regulation ($I_{BAT} < I_{CHG}$), and 3) Charge Done. This architecture allows for superior transient



performance when regulating the voltage due to the simplification of the compensation when using current mode control. The below transient response plot illustrates a 0 A to 2 A load step with 4.7 ms full cycle and 12% duty cycle. A 3.9 V Li-lon battery is used. The input voltage is set to 5 V, charge current is set to 0.5 A and the input current is limited to 0.5 A. . Note that a high line impedance input supply was used to indicate a realistic input scenario (adapter and cable). This is illustrated by the change in V_{IN} seen at the input of the IC.

The figure shows a ringing at both the input voltage and the input current. This is caused by the input current limit speed up comparator.




Figure 18. 2A Load step Transient

AnyBoot Battery Detection

The bq24257, bq24258 family includes a sophisticated battery detection algorithm used to provide the system with the proper status of the battery connection. The AnyBoot battery algorithm also guarantees the detection of voltage based battery protectors that may have a long closure time (due to the hysteresis of the protection switch and the cell capacity). The AnyBoot battery detection algorithm is utilizes a dual-voltage based detection methodology where the system rail will switch between two primary voltage levels. The period of the voltage level shift is 64ms and therefore the power supply rejection of the down-system electronics will see this shift as essentially DC.

The AnyBoot algorithm has essentially 3 states. The 1st state is used to determine if the device has terminated with a battery attached. If it has terminated due to the battery not being present, then the algorithm moves to the 2nd and 3rd states. The 2nd and 3rd states shift the system voltage level between 4.2V and 3.72V. In each state there are comparator checks to determine if a battery has been inserted. The two states guarantees the detection of a battery even if the voltage of the cell is at the same level of the comparator thresholds. The algorithm will remain in states 2 and 3 until a battery has been inserted. The flow diagram details for the Anyboot algorithm are shown in Figure 19.






Figure 19. AnyBoot Battery Detection Flow Diagram



Input Voltage Based DPM

During normal charging process, if the input power source is not able to support the programmed or default charging current, the supply voltage deceases. Once the supply drops to VIN_DPM, the input current limit is reduced down to prevent the further drop of the supply. When the IC enters this mode, the charge current is lower than the set. This feature ensures IC compatibility with adapters with different current capabilities without a hardware change.

Sleep Mode

The bq2425x enters the low-power sleep mode if the voltage on VIN falls below sleep-mode entry threshold, $V_{BAT} + V_{SLP}$, and V_{IN} is higher than the under-voltage lockout threshold, V_{UVLO} . This feature prevents draining the battery during the absence of V_{IN} . When $V_{IN} < V_{BAT} + V_{SLP}$, the bq2425x turns off the PWM converter, turns on the battery FET, sends a single 256 μ s pulse is sent on the STAT and INT outputs and the FAULT/STAT bits of the status registers are updated in the I2C. Once $V_{IN} > V_{BAT} + V_{SLP}$ with the hysteresis, the FAULT bits are cleared and the device initiates a new charge cycle.

Input Over-Voltage Protection

The bq2425x provides over-voltage protection on the input that protects downstream circuitry. The built-in input over-voltage protection to protect the device and other components against damage from over voltage on the input supply (Voltage from VIN to PGND). When $V_{\text{IN}} > V_{\text{OVP}}$, the bq2425x turns off the PWM converter, turns the battery FET, sends a single 256 μ s pulse is sent on the STAT and INT outputs and the FAULT/STAT bits of the status registers and the battery/supply status registers are updated in the I2C. Once the OVP fault is removed, the FAULT bits are cleared and the device returns to normal operation. The OVP threshold for the bq2425x is programmable from 6.5 V to 10.5 V using V_{OVP} bits in register #7.

NTC MONITOR (contact the local TI representative for function availability)

The bq24257 includes the integration of an NTC monitor pin that complies with the JEITA specification (PSE also available upon request). The voltage based NTC monitor allows for the use of any NTC resistor with the use of the circuit shown below:




Figure 20. Voltage Based NTC Circuit

The use of R3 is only necessary when the NTC does not have a beta near 3500K. When deviating from this beta, error will be introduced in the actual temperature trip thresholds. The trip thresholds are summarized below which are typical values provided in the specification table.

Table 4. Ratiometric TS Trip Thresholds for JEITA Compliant Charging

V _{HOT}	30.0%
V _{WARM}	38.3%
V _{COOL}	56.5%
V _{COLD}	60%



When sizing for R2 and R3, it is best to solve two simultaneous equations that ensure the temperature profile of the NTC network will cross the V_{HOT} and V_{COLD} thresholds. The accuracy of the V_{WARM} and V_{COOL} thresholds will depend on the beta of the chosen NTC resistor. The two simultaneous equations are shown below:

$$\%V_{COLD} = \frac{\left(\frac{R_{3}R_{NTC}|_{TCOLD}}{R_{3} + R_{NTC}|_{TCOLD}}\right)}{\left(\frac{R_{3}R_{NTC}|_{TCOLD}}{R_{3} + R_{NTC}|_{TCOLD}}\right) + R2} \times 100$$

$$\%V_{HOT} = \frac{\left(\frac{R_{3}R_{NTC}|_{THOT}}{R_{3} + R_{NTC}|_{THOT}}\right)}{\left(\frac{R_{3}R_{NTC}|_{THOT}}{R_{3} + R_{NTC}|_{THOT}}\right) + R2} \times 100$$
(4)

Where the NTC resistance at the V_{HOT} and V_{COLD} temperatures must be resolved as follows:

$$R_{NTC}|_{TCOLD} = R_o e^{\beta \left(\frac{1}{T}COLD^{-1}T_o\right)}$$

$$R_{NTC}|_{THOT} = R_o e^{\beta \left(\frac{1}{T}HOT^{-1}T_o\right)}$$
(5)

To be JEITA compliant, T_{COLD} must be 0°C and T_{HOT} must be 60°C. If an NTC resistor is chosen such that the beta is 4000K and the nominal resistance is 10k Ω , the following R2 and R3 values result from the above equations:

$$R_2 = 5 k\Omega$$

 $R_3 = 9.82 k\Omega$

Figure 21 illustrates the temperature profile of the NTC network with R₂ and R₃ set to the above values.




Figure 21. Voltage Based NTC Circuit Temperature Profile

For JEITA compliance, the T_{COOL} and T_{WARM} levels are to be 10°C and 45°C respectively. However, there is some error due to the variation in beta from 3500K. As shown above, the actual temperature points at which the NTC network crosses the V_{COOL} and V_{WARM} are 13°C and 47°C respectively. This error is small but should be considered when choosing the final NTC resistor.

Once the resistors are configured, the internal JEITA algorithm will apply the below profile at each trip point for battery voltage regulation and charge current regulation.






Figure 22. JEITA Profile for Voltage and Current Regulation Loops

Production Test Mode

To aid in end mobile device product manufacturing, the bq24257 includes a Production Test Mode (PTM), where the device is essentially a DC-DC buck converter. In this mode the input current limit to the charger is disabled and the output current limit is limited only by the inductor cycle-by-cycle current (e.g. 3.5A). The PTM mode can be used to test systems with high transient loads such as GSM transmission without the need of a battery being present.

As a means of safety, the Anyboot algorithm will determine if a battery is not present at the output prior to enabling the PTM mode. If a battery is present and the software attempts to enter PTM mode, the device will not enable PTM mode.

Fault Modes

The bq2425x family includes several hardware fault detections. This allows for specific conditions that could cause a safety concern to be detected. With this feature, the host can be alleviated from monitoring unsafe charging conditions and also allows for a "fail-safe" if the host is not present. Table 5 summarizes the faults that are detected and the resulting behavior.

Fault Condition	Charger Behavior	Safety Timer Behavior
Input OVP	VSYS and ICHG Disabled	Suspended
Input UVLO	VSYS and ICHG Disabled	Reset
Sleep (VIN < VBAT)	VSYS and ICHG Disabled	Suspended
TS Fault (Batter Over Temp)	VSYS Active and ICHG Disabled	Suspended
Thermal Shutdown	VSYS and ICHG Disabled	Suspended
Timer Fault	VSYS Active and ICHG Disabled	Reset
No Battery	VSYS Active and ICHG Disabled	Suspended
ISET Short	VSYS Active and ICHG Disabled	Suspended
Input Fault and LDO Low	VSYS and ICHG Disabled	Suspended

Table 5. Fault Condition

Safety Timer

At the beginning of charging process, the bq24257 starts the safety timer. This timer is active during the entire charging process. If charging has not terminated before the safety timer expires, the IC enters suspend mode where charging is disabled. The safety timer time is selectable using the I2C interface. A single 256µs pulse is sent on the STAT and INT outputs and the FAULT/ bits of the status registers are updated in the I2C.

This function prevents continuous charging of a defective battery if the host fails to reset the safety timer. The safety timer runs at 2x the normal rate under the following conditions: Pre-charge or linear mode (minimum system voltage mode), during thermal regulation where the charge current is reduced, during TS fault where the charge current reduced due to temperature rise on the battery, input current limit. The safety timer is suspended during OVP, TS fault where charge is disabled, thermal shut down, and sleep mode.



Watchdog Timer

In addition to the safety timer, the bq24257 contains a 50-second watchdog timer that monitors the host through the I2C interface. Once a write is performed on the I2C interface, a watchdog timer is reset and started. The watchdog timer can be disabled by writing "0" on WD_EN bit of register #1. Writing "1" on that bit enables it and reset the timer.

If the watchdog timer expires, the IC enters DEFAULT mode where the default charge parameters are loaded and charging continues. The I2C may be accessed again to re-initialize the desired values and restart the watchdog timer as long as the safety timer has not expired. Once the safety timer expires, charging is disabled.

Thermal Regulation and Thermal Shutdown

During the charging process, to prevent overheat of the chip, bq2425x monitors the junction temperature, T_J , of the die and begins to taper down the charge current once T_J reaches the thermal regulation threshold, TREG. The charge current is reduced when the junction temperature increases about above T_{REG} . Once the charge current is reduced, the system current is reduced while the battery supplements the load to supply the system. This may cause a thermal shutdown of the IC if the die temperature rises too. At any state, if T_J exceeds T_{SHTDWN} , bq2425x suspends charging and disables the buck converter. During thermal shutdown mode, PWM is turned off, all timers are suspended, and a single 256 μ s pulse is sent on the STAT and INT outputs and the FAULT/STAT bits of the status registers are updated in the I2C. A new charging cycle begins when T_J falls below TSHTDWN by approximately 10°C.



REGISTER MAPPING AND DESCRIPTION

Register #1

Memory location: 00, Reset state: x0xx xxxx

BIT	NAME	Read/Write	FUNCTION
B7(MSB)	WD_FAULT	Read only	Read: 0 – No fault 1 – WD timeout if WD enabled
В6	WD_EN	Read/Write	0 – Disable 1 – Enable (also resets WC timer)
B5	STAT_1	Read only	00 - Ready
B4	STAT_0	Read only	01 – Charge in progress 10 – Charge done 11 – Fault
В3	FAULT_3	Read only	0000 – Normal
B2	FAULT_2	Read only	0001 – Input OVP
B1	FAULT_1	Read only	0010 - Input UVLO 0011 - Sleep
B0(LSB)	FAULT_0	Read only	0100 – Battery Temperature (TS) Fault 0101 – Battery OVP 0110 – Thermal Shutdown 0111 – Timer Fault 1000 – No Battery connected 1001 – ISET short 1010 – Input Fault & LDO Low

- WD_FAULT '0' indicates no watch dog fault has occurred, where a '1' indicates a fault has previously occurred.
- WD_EN Enables or disables the internal watch dog timer. A '1' enables the watch dog timer and a '0' disables it.
- STAT Indicates the charge controller status
- FAULT Indicates the faults that have occurred. If multiple faults occurred, they can be read by sequentially
 addressing this register (e.g. reading the register 2 or more times). Once all faults have been read and the
 device is in a non-fault state, the fault register will show "Normal". Regarding the "Input Fault & LDO Low",
 the IC will indicates this fault if the LDO is low and at the same time the input is below UVLO or coming out of
 UVLO with LDO still low.



Memory location: 01, Reset state: 1010 1100

BIT	NAME	Read/Write	FUNCTION
B7(MSB)	Reset	Write only	Write: 1 – Reset all registers to default values 0 – No effect
B6	I _{IN_ILIMIT_2}	Read/Write	000 - USB2.0 host with 100mA current limit
B5	I _{IN_ILIMIT_1}	Read/Write	001 – USB3.0 host with 150mA current limit
B4	I _{IN_ILIMIT} _0	Read/Write	010 – USB2.0 host with 500mA current limit 011 – USB3.0 host with 900mA current limit 100 – Charger with 1500mA current limit 101 – Charger with 2000mA current limit 110 – External ILIM current limit(5) 111- No input current limit with internal clamp at 3A (PTM MODE)
В3	EN_STAT	Read/Write	0 – Disable STAT function 1 – Enable STAT function
B2	EN_TERM	Read/Write	0 – Disable charge termination 1 – Enable charge termination
B1	CE	Read/Write	0 – Charging is enabled 1 – Charging is disabled
B0(LSB)	HZ_MODE	Read/Write	0 – Not high impedance mode 1 – High impedance mode

- I_{IN_LIMIT} Sets the input current limit level. When in host mode this register sets the regulation level. However, when in standalone mode (e.g. no i2c writes have occurred after power up or the WD timer has expired) the external resistor setting for IILIM sets the regulation level.
- **EN_STAT** Enables and disables the STAT pin. When set to a '1' the STAT pin is enabled and function normally. When set to a '0' the STAT pin is disabled and the open drain FET is in HiZ mode.
- **EN_TERM** Enables and disables the termination function in the charge controller. When set to a '1' the termination function will be enabled. When set to a '0' the termination function will be disabled. When termination is disabled, there are no indications of the charger terminating (i.e. STAT pin or STAT registers).
- $\overline{\text{CE}}$ The charge enable bit which enables or disables the charge function. When set to a '0', the charger operates normally. When set to a '1', the charger is disables by turning off the BAT FET between SYS and BAT. The SYS pin continues to stay active via the switch mode controller if an input is present.
- HZ_MODE Sets the charger IC into low power standby mode. When set to a '1', the switch mode controller
 is disabled but the BAT FET remains ON to keep the system powered. When set to a '0', the charger
 operates normally.



Memory location: 02, Reset state: 1000 1111

BIT	NAME	Read/Write	FUNCTION
B7(MSB)	V _{BATREG_5} ⁽¹⁾	Read/Write	Battery Regulation Voltage: 640mV (default 1)
B6	V _{BATREG_4} ⁽¹⁾	Read/Write	Battery Regulation Voltage: 320mV (default 0)
B5	V _{BATREG_3} ⁽¹⁾	Read/Write	Battery Regulation Voltage: 160mV (default 0)
B4	V _{BATREG_2} ⁽¹⁾	Read/Write	Battery Regulation Voltage: 80mV (default 0)
В3	V _{BATREG_1} ⁽¹⁾	Read/Write	Battery Regulation Voltage: 40mV (default 1)
B2	V _{BATREG_0} ⁽¹⁾	Read/Write	Battery Regulation Voltage: 20mV (default 1)
B1 ⁽⁴⁾⁽⁵⁾	USB_DET_1/EN1	Read Only	Return USB detection result or pin EN1/EN0 status –
B0(LSB)	USB_DET_0/EN0	Read Only	00 – DCP detected / EN1=0, EN0=0 01 – CDP detected / EN1=0, EN0=1 10 – SDP detected / EN1=1, EN0=0 11 – Apple/TT or non-standard adaptor detected/EN1=1, EN0=1

- (1) Charge voltage range is 3.5V—4.44V with the offset of 3.5V and step of 20mV (default 4.2V)
- V_{BATREG} Sets the battery regulation voltage
- **USB_DET/EN** Provides status of the D+/D– detection results for spins that include the D+/D– pins or the state of EN1/EN2 for spins that include the EN1/EN2 pins.

Register #4

Memory location: 03, Reset state: 0000 0000

BIT	NAME	Read/Write	FUNCTION
B7(MSB)	I _{CHG_4} ⁽¹⁾⁽²⁾	Read/Write	Charge current 800mA – (default 0)
B6	I _{CHG_3} ⁽¹⁾⁽²⁾	Read/Write	Charge current: 400mA – (default 0)
B5	I _{CHG_2} ⁽¹⁾⁽²⁾	Read/Write	Charge current: 200mA – (default 0)
B4	I _{CHG_1} (1) (2)	Read/Write	Charge current: 100mA – (default 0)
В3	I _{CHG_0} ⁽¹⁾⁽²⁾	Read/Write	Charge current: 50mA – (default 0)
B2	I _{TERM_2} (3)	Read/Write	Termination current sense threshold: 100mA (default 0)
B1	I _{TERM_1} (3)	Read/Write	Termination current sense threshold: 50mA (default 0)
B0(LSB)	I _{TERM_0} (3)	Read/Write	Termination current sense threshold: 25mA (default 0)

- 1) Charge current offset is 500mA and default charge current is 500mA (maximum is 2.0A)
- (2) When all bits are 1's, it is external ISET charging mode
- (3) Termination threshold voltage offset is 50mA. The default termination current is 50mA if ICHG is selected from I2C. Otherwise, termination is set to 10% in external I_set mode with +/-10% accuracy.
- I_{CHG} Sets the charge current regulation
- I_{TERM} Sets the current level at which the charger will terminate



Memory location: 04, Reset state: xx00 x010

BIT	NAME	Read/Write	FUNCTION
B7(MSB)	LOOP_STATUS1(1)	Read Only	00 – No loop is active that slows down timer
В6	LOOP_STATUSO ⁽¹⁾	Read Only	01 – V _{IN_DPM} regulation loop is active 10 – Input current limit loop is active 11 – Thermal regulation loop is active
B5	LOW_CHG	Read/Write	0 – Normal charge current set by 03h 1 – Low charge current setting 330mA (default 0)
B4	DPDM_EN	Read/Write	0 – Bit returns to 0 after D+/D– detection is performed 1 – Force D+/D– detection (default 0)
В3	CE_STATUS	Read Only	0 – CE low 1 – CE high
B2	VINDPM_2 ⁽²⁾	Read/Write	Input V _{IN-DPM} voltage: 320mV (default 0)
B1	VINDPM_1 (2)	Read/Write	Input V _{IN-DPM} voltage: 160mV (default 1)
B0(LSB)	VINDPM_0 ⁽²⁾	Read/Write	Input V _{IN-DPM} voltage: 80mV (default 0)

⁽¹⁾ LOOP_STATUS bits show if there are any loop is active that slow down the safety timer. If a status occurs, these bits announce the status and do not clear until read. If more than one occurs, the first one is shown

- (2) VIN-DPM voltage offset is 4.20V and default $V_{\rm IN_DPM}$ threshold is 4.36V.
- **LOOP_STATUS** Provides the status of the active regulation loop. The charge controller allows for only one loop can regulate at a time.
- **LOW_CHG** When set to a '1', the charge current is reduced 330mA independent of the charge current setting in register 0x03. When set to '0', the charge current is set by register 0x03.
- **DPDM_EN** Forces a D+/D– detection routine to be executed once a '1' is written. This is independent of the input being supplied.
- **CE_STATUS** Provides the status of the $\overline{\text{CE}}$ pin level. If the $\overline{\text{CE}}$ pin is forced high, this bit returns a '1'. If the $\overline{\text{CE}}$ pin is forced low, this bit returns a '0'.



Memory location: 05, Reset state: 101x 1xxx

BIT	NAME	Read/Write	FUNCTION
B7(MSB)	2XTMR_EN	Read/Write	0 – Timer not slowed at any time 1 – Timer slowed by 2x when in thermal regulation, VIN_DPM or DPPM (default 1)
B6	TMR_1	Read/Write	Safety Timer Time Limit
B5	TMR_2	Read/Write	00 – 0.75 hour fast charge 01 – 6 hour fast charge (Default 01) 10 – 9 hour fast charge 11 – Disable safety timers
B4	SYSOFF	Read/Write	0 – SYSOFF disabled 1 – SYSOFF enabled
B2	TS_STAT2	Read only	TS Fault Mode:
B1	TS_STAT1	Read only	000 – Normal, No TS fault
B0(LSB)	TS_STAT0	Read only	100 – TS temp < T _{COLD} (Charging suspended for JEITA and Standard TS) 101 – T _{FREEZE} < TS temp < T _{COLD} (Charging at 3.9V and 100mA and only for PSE option only) 110 – TS temp < T _{FREEZE} (Charging suspended for PSE option only) 111 – TS open (TS disabled)

- **2xTMR_EN** When set to a '0', the 2x Timer function is enabled and allows for the timer to be extended if a condition occurs where the charge current is reduced (that is, VIN_DPM, thermal regulation, and so on). When set to a '1', this function is disabled and the normal timer will always be executed independent of the current reduce conditions.
- SYSOFF When set to a '1' and the input is removed, the internal battery FET is turned off in order to reduce the leakage from the BAT pin to less than 1μA. Note that this disconnects the battery from the system. When set to a '0', this function is disabled.
- **TS_EN** Enables and disables the TS function. When set to a '1' the TS function is disabled otherwise it is enabled. Only applies to spins that have a TS pin.
- TS STAT Provides status of the TS pin state for spins that have a TS pin.



Memory location: 06, Reset state: 1110 0000 for the bq24258 and 0010 0000 for the bq24257.

BIT	NAME	Read/Write	FUNCTION
B7(MSB)	V _{OVP_2}	Read/Write	OVP voltage:
B6	V _{OVP_1}	Read/Write	000 - 6.0V; 001 - 6.5V; 010 - 7.0V; 011 - 8.0V
B5	V _{OVP_0}	Read/Write	100 – 9.0V; 101 – 9.5V; 110 – 10.0V; 111 –10.5V
B4	CLR_VDP	Read/Write	0 - Keep D+ voltage source on during DBP charging
			1 – Turn off D+ voltage source to release D+ line
В3	FORCE_BATDET	Read/Write	0 - Enter the battery detection routine only if TERM is true or EN_PTM is true
			1 – Enter the battery detection routine
B2	FORCE_PTM	Read/Write	0 – PTM mode is disabled
			1 – PTM mode is enabled if OTP_EN_PTM=1
B1	N/A	Read/Write	
B0(LSB)	N/A	Read/Write	

- V_{OVP} Sets the OVP level
- CLR_VDP When the D+/D- detection has finished, some cases require the D+ pin to force a voltage of 0.6V. This bit allows the system to clear the voltage prior to any communication on the D+/D- pins. A '1' clears the voltage at the D+ pin if present.
- FORCE_BATDET Forces battery detection and provides status of the battery presence. A logic '1' enables this function.
- **FORCE_PTM** Puts the device in production test mode (PTM) where the input current limit is disabled. Note that a battery must not be present prior to using this function. Otherwise the function will not be allowed to execute. A logic '1' enables the PTM function.



APPLICATION INFORMATION

Inductor Selection

The inductor selection depends on the application requirements. The bq2425x is designed to operate at around 1 μ H. The value will have an effect on efficiency, and the ripple requirements, stability of the charger, package size, and DCR of the inductor. The 1 μ H inductor provides a good tradeoff between size and efficiency and ripple.

Once the inductance has been selected, the peak current is needed in order to choose the saturation current rating of the inductor. Make sure that the saturation current is always greater than or equal to the calculated I_{PEAK} . The following equation can be used to calculate the current ripple

$$\Delta I_{L} = \{VBAT (VIN - VBAT)\}/(VIN \times fs \times L)$$
(6)

Then use current ripple to calculate the peak current as follows:

$$I_{PEAK} = I_{LOAD} \times (1 + \Delta I_{L}/2) \tag{7}$$

In this design example, the regulation voltage is set to 4.2 V, the input voltage is 5 V and the inductance is selected to be 1 μ H. The maximum charge current that can be used in this application is 1 A and can be set by I2C command. The peak current is needed in order to choose the saturation current rating of the inductor. Using equation 6 and 7, Δ_{IL} is calculated to be 0.224 A and the inductor peak current is 1.112 A. A 22 μ F BAT cap is needed and 1 μ F SYS cap is needed on the system trace.

The default settings for external fast charge current and external setting of current limit are chosen to be $I_{FC} = 500$ mA and $I_{LIM} = 1$ A. R_{ISET} and R_{ILIM} need to be calculated using Equation 1 and Equation 2.

The fast charge current resistor (R_{ISET}) can be set as follows:

$$R_{ISET} = 250/0.5A = 500 \Omega$$
 (8)

The input current limit resistor (R_{ILIM}) can be set as follows:

$$R_{ILIM} = 270/1A = 270 \Omega$$
 (9)

The external settings of V_{IN_DPM} can be designed by calculating R1 and R2 according to equation 3 in this data sheet and the typical application circuit. V_{IN_DPM} should be chosen first along with R1. V_{IN_DPM} is chosen to be 4.6 V and R1 is set to 274K Ω in this design example. Using Equation 3, the value of R2 is calculated to be 100 K Ω .

In this design example, the application needs to be JEITA compliant. Thus, T_{COLD} must be 0°C and T_{HOT} must be 60°C. If an NTC resistor is chosen such that the beta is 4500 K and the nominal resistance is 13 K Ω , the calculated R2 and R3 values are 5 K Ω and 8.8 K Ω respectively. These results are obtained from Equation 4 and Equation 5.

Layout Guidelines

- 1. Place the BOOT, PMID, IN, BAT, and LDO capacitors as close as possible to the IC for optimal performance.
- Connect the inductor as close as possible to the SW pin, and the SYS/CSIN cap as close as possible to the inductor minimizing noise in the path.
- 3. Place a 1-µF PMID capacitor as close as possible to the PMID and PGND pins, making the high frequency current loop area as small as possible.
- 4. The local bypass capacitor from SYS/CSIN to GND must be connected between the SYS/CSIN pin and PGND of the IC. This minimizes the current path loop area from the SW pin through the LC filter and back to the PGND pin.
- Place all decoupling capacitors close to their respective IC pins and as close as possible to PGND (do not place components such that routing interrupts power-stage currents). All small control signals must be routed away from the high-current paths.
- 6. To reduce noise coupling, use a ground plane if possible, to isolate the noisy traces from spreading its noise all over the board. Put vias inside the PGND pads for the IC.
- 7. The high-current charge paths into IN, Micro-USB, BAT, SYS/CSIN, and from the SW pins must be sized appropriately for the maximum charge current to avoid voltage drops in these traces.
- 8. For high-current applications, the balls for the power paths must be connected to as much copper in the board as possible. This allows better thermal performance because the board conducts heat away from the IC.







Figure 23. Recommended bq2425x PCB Layout for WCSP Package



PACKAGE SUMMARY



0-Pin A1 Marker, TI-TI Letters, YM- Year Month Date Code, LLLL-Lot Trace Code, S-Assembly Site Code

The bq2425x devices are available in a 30-bump chip scale package (YFF, NanoFree™). The package dimensions are:

D - 2.427mm ±0.035mm

E - 2.027mm ±0.035mm

REVISION HISTORY

С	Changes from Original (February 2013) to Revision A	Page
•	• 从产品简介改为完整数据表	1
С	Changes from Revision A (March 2013) to Revision B	Page
•	• 更改了产品预览数据表	1





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
BQ24257RGER	NRND	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ24257	
BQ24257RGET	NRND	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ24257	
BQ24257YFFR	NRND	DSBGA	YFF	30	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ24257	
BQ24257YFFT	NRND	DSBGA	YFF	30	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ24257	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM


10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-May-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24257RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24257RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ24257YFFR	DSBGA	YFF	30	3000	180.0	8.4	2.09	2.59	0.78	4.0	8.0	Q1
BQ24257YFFT	DSBGA	YFF	30	250	180.0	8.4	2.09	2.59	0.78	4.0	8.0	Q1



www.ti.com 8-May-2023



*All dimensions are nominal

7 III GIITTOTTOTOTTO GI O TTOTTIITIG							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24257RGER	VQFN	RGE	24	3000	346.0	346.0	33.0
BQ24257RGET	VQFN	RGE	24	250	210.0	185.0	35.0
BQ24257YFFR	DSBGA	YFF	30	3000	182.0	182.0	20.0
BQ24257YFFT	DSBGA	YFF	30	250	182.0	182.0	20.0

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



PLASTIC QUAD FLATPACK- NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..





DIE SIZE BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司