











bq24298

ZHCSDK7 - APRIL 2015

# bq24298 具有窄范围 VDC 电源路径管理和可调电压 USB OTG 的 I<sup>2</sup>C 控制 3A 单节 USB 充电器

#### 1 特性

- 90% 高效开关模式 3A 充电器
- 3.9V 至 6.2V 单输入 USB 标准充电器,提供 6.4V 讨压保护
  - 输入电压和电流限制支持 USB 2.0 和 USB 3.0
  - 输入电流限值:100mA, 150mA, 500mA, 900mA, 1A,1.5A, 2A 和 3A
- USB OTG 1A 或 1.5A 时可调输出电压范围为 4.55V 至 5.5V
  - 快速 OTG 启动 (典型值 22ms)
  - 5V 升压模式效率为 90%
  - 精确的 ±15% 断续模式过流保护
- 窄范围 VDC (NVDC) 电源路径管理
  - 在无电池或深度电池放电时的即时系统启动
  - 电池充电模式中的理想二极管运行
- 薄型 1.2mm 电感 1.5MHz 开关频率
- I<sup>2</sup>C 端口用于实现最优系统性能和状态报告
- 具有或不具有主机管理的自主电池充电
  - 电池充电使能
  - 电池充电预调节
  - 充电终止和再充电

#### 高精度

- ±0.5% 充电电压调节
- 充电电流调节范围为 ±7%
- 输入电流调节范围为 ±7.5%
- USB OTG 升压模式下 ±3% 输出电压调节范围

#### 高集成

- 电源路径管理
- 同步开关 MOSFET
- 集成电流感测
- 阴极负载二极管
- 内部环路补偿
- 安全性
  - 针对 OTG 模式中充电和放电的电池温度感测
  - 电池充电安全定时器

- 热调节和热关断
- 输入和系统过压保护
- MOSFET 过流保护
- 针对 LED 或主机处理器的充电状态输出
- 通过输入电压稳压实现的最大功率跟踪功能
- 20µA 低电池泄漏电流,支持运输模式和系统复位
- I<sup>2</sup>C 强制 BATFET 关闭延迟(典型值 9s)
- 4.00mm x 4.00mm 超薄四方扁平无引线 (WQFN)-24 封装

#### 2 应用

- 平板电脑,智能手机,网络设备
- 便携式音频扬声器

#### 3 说明


bq24298 是一款高度集成开关模式电池充电管理和系统电源路径管理器件,此器件用于续航各种智能手机和平板电脑应用中的单节锂离子和锂聚合物电池。它的低阻抗电源路径对开关模式运行效率进行了优化、减少了电池充电时间并延长了放电阶段的电池寿命。

#### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)
bg24298	WQFN (24)	4.00mm x 4.00mm

(1) 如需了解所有可用封装,请见数据表末尾的可订购产品附录。

## PSEL 连接 PHY,通过 SDP/DCP 充电并带有可选 BATFET 使能接口



A





## 目录

1 2	应用	I	1
3		 -Eh23	
4 5		「历史记录  (续)	
6		Configuration and Functions	
7	Spe	cifications	5
	7.1	Absolute Maximum Ratings	
	7.2	ESD Ratings	5
	7.3	Recommended Operating Conditions	6
	7.4	Thermal Information	6
	7.5	Electrical Characteristics	6
	7.6	Timing Requirements	10
	7.7	Typical Characteristics	10
8	Deta	ailed Description	13
	8.1	Overview	13
	8.2	Functional Block Diagram	14
	8.3	Feature Description	

	8.4	Device Functional Modes	25
	8.5	Programming	27
	8.6	Register Map	30
9	Appl	lication and Implementation	37
	9.1	Application Information	37
	9.2	Typical Application	37
10		er Supply Recommendations	
11	Lay	out	41
		Layout Guidelines	
	11.2	Layout Example	42
12	器件	:和文档支持	43
	12.1	文档支持	43
	12.2	Community Resources	43
	12.3	商标	43
	12.4	静电放电警告	43
	12.5	术语表	43
13	机械	封装和可订购信息	43

## 4 修订历史记录

日期	修订版本	注释
2015 年 4 月	*	最初发布。



5 说明(续)

www.ti.com.cn

具有充电和系统设置的  $I^2C$  串行接口使得此器件成为一个真正的灵活解决方案。

该器件支持 3.9V-6.2V USB 输入电源,包括具有 6.4V 过压保护功能的标准 USB 主机端口和 USB 充电端口。该器件支持 USB 2.0 和 USB 3.0 电源规范,具有输入电流和电压调节功能。 为了设定默认输入电流限值,bq24298 从系统检测电路(如 USB PHY 器件)中获取结果。 该器件还具有快速启动功能和高达 1.5A 的精确限流能力,能够为 VBUS 提供 4.55V-5.5V(默认 5V)可调电压,支持 USB On-the-Go 运行。

电源路径管理将系统电压调节为稍稍高于电池电压,但是又不会下降到低于 3.5V 最小系统电压(可编程)。借助于这个特性,即使在电池电量完全耗尽或者电池被拆除时,系统也能保持运行。 当达到输入源电流或电压限值时,电源路径管理自动将充电电流减少为零,然后开始对电池放电,直到满足系统的电源需求。 这个充电模式操作可保证输入源不会过载。

此器件在主机控制不可用时开始且完成一个充电周期。 它分三个阶段对电池进行自动充电:预调节、恒定电流和恒定电压。 在充电周期的末尾,当充电电流低于在恒定电压阶段中预设定的限值时,充电器自动终止。 之后,当电池电压下降到低于再充电阈值时,充电器将自动启动另外一个充电周期。


此充电器件提供针对电池充电和系统运行的多种安全特性,其中包括负温度系数热敏电阻监视、充电安全性定时器和过压/过流保护。 当结温超过 120°C(可设定)时,热调节减少充电电流。

STAT 输出报告充电状态和任何故障条件。 当故障发生时,INT 立即通知主机。

bq24298 采用 24 引脚 4.00x4.00 mm 超薄 WQFN 封装。

## TEXAS INSTRUMENTS

## 6 Pin Configuration and Functions



**Pin Functions** 

PIN			
NAME	NUMBER	TYPE	DESCRIPTION
VBUS	1,24	Р	Charger Input Voltage. The internal n-channel reverse block MOSFET (RBFET) is connected between VBUS and PMID with VBUS on source. Place a 1-µF ceramic capacitor from VBUS to PGND and place it as close as possible to IC.
PSEL	2	1	Power source selection input. High indicates a USB host source and Low indicates an adapter source.
PG	3	0	Open drain active low power good indicator. Connect to the pull up rail via $10\text{-}k\Omega$ resistor. LOW indicates a good input source if the input voltage is between UVLO and ACOV, above SLEEP mode threshold, and current limit is above 30 mA.
STAT	4	0	Open drain charge status output to indicate various charger operation. Connect to the pull up rail via $10\text{-}k\Omega$ resistor. LOW indicates charge in progress. HIGH indicates charge complete or charge disabled. When any fault condition occurs, STAT pin in the charge blinks at 1 Hz.
SCL	5	1	$I^2C$ Interface clock. Connect SCL to the logic rail through a 10-k $\Omega$ resistor.
SDA	6	I/O	l <sup>2</sup> C Interface data. Connect SDA to the logic rail through a 10-kΩ resistor.
INT	7	0	Open-drain Interrupt Output. Connect the INT to a logic rail via $10k\Omega$ resistor. The INT pin sends active low, 256- $\mu$ s pulse to host to report charger device status and fault.
OTG	8	1	USB current limit selection pin during buck mode, and active high enable pin during boost mode.
		Digital	For bq24298, when in buck mode with USB host (PSEL = High), when OTG = High, IIN limit = 500 mA and when OTG = Low, IIN limit = 100 mA.
			The boost mode is activated when the REG01[5] = 1 and OTG pin is High.
CE	9	I	Active low Charge Enable pin. Battery charging is enabled when REG01[5:4] = 01 and $\overline{\text{CE}}$ pin = Low. $\overline{\text{CE}}$ pin must be pulled high or low.
ILIM	10	I	ILIM pin sets the maximum input current limit by regulating the ILIM voltage at 1 V. A resistor is connected from ILIM pin to ground to set the maximum limit as $I_{INMAX} = (1V/R_{ILIM}) \times K_{ILIM}$ . The actual input current limit is the lower one set by ILIM and by I <sup>2</sup> C REG00[2:0]. The minimum input current programmed on ILIM pin is 500 mA.
TS	11	I Analog	Temperature qualification voltage input. Connect a negative temperature coefficient thermistor. Program temperature window with a resistor divider from REGN to TS to GND. Charge suspends or Boost disable when TS pin is out of range. A 103AT-2 thermistor is recommended.
QON	12	I	BATFET enables control in shipping mode and BATFET reset function. Logic high to low transition on this pin with at least $t_{QON\_ON\_1}$ deglitch turns on BATFET to exit shipping mode. It has internal pull up to maintain default high logic.  When VBUS is not plugged-in, a logic low of at least $t_{QON\_RST}$ will reset SYS power by turning BATFET off for $t_{BATFET\_RST}$ and then re-enable BATFET after $t_{BATFET\_RST}$ duration. The pin integrates a pull-up resistor of typical 187 k $\Omega$ .



#### Pin Functions (continued)

PIN NAME NUMBER		TYPE	DECODINTION
		ITPE	DESCRIPTION
BAT	13,14	Р	Battery connection point to the positive pin of the battery pack. The internal BATFET is connected between BAT and SYS. Connect a 10 µF closely to the BAT pin.
SYS	15,16	I	System connection point. The internal BATFET is connected between BAT and SYS. When the battery falls below the minimum system voltage, switch-mode converter keeps SYS above the minimum system voltage. The SYS pin has a built-in load to ground which may discharge 330-µF load to less than 0.3 V within 250 ms typically.
PGND	17,18	Р	Power ground connection for high-current power converter node. Internally, PGND is connected to the source of the n-channel LSFET. On PCB layout, connect directly to ground connection of input and output capacitors of the charger. A single point connection is recommended between power PGND and the analog GND near the IC PGND pin.
SW	19,20	0	Switching node connecting to output inductor. Internally SW is connected to the source of the n-channel HSFET and the drain of the n-channel LSFET. Connect the 0.047-µF bootstrap capacitor from SW to BTST.
BTST	21	Р	PWM high side driver positive supply. Internally, the BTST is connected to the anode of the boost-strap diode. Connect the 0.047-µF bootstrap capacitor from SW to BTST.
REGN	22	Р	PWM low side driver positive supply output. Internally, REGN is connected to the cathode of the boost-strap diode. Connect a 4.7-µF (10-V rating) ceramic capacitor from REGN to analog GND. The capacitor should be placed close to the IC. REGN also serves as bias rail of TS pin.
Thermal	Pad	Р	Exposed pad beneath the IC for heat dissipation. Always solder thermal pad to the board, and have vias on the thermal pad plane star-connecting to PGND and ground plane for high-current power converter.

## 7 Specifications

### 7.1 Absolute Maximum Ratings<sup>(1)</sup>

		MIN	MAX	UNIT
	VBUS (converter not switching)	-2	15 <sup>(2)</sup>	V
	PMID (converter not switching)	-0.3	15 <sup>(2)</sup>	V
	STAT, PG	-0.3	12	V
	BTST	-0.3	12	V
	V			
	BAT, SYS (converter not switching)	-0.3	6	V
	SDA, SCL, INT, OTG, ILIM, REGN, TS, QON, CE PSEL	-0.3	7	V
	BTST TO SW	-0.3	7	V
	PGND to GND	-0.3	0.3	V
Output sink current	INT, STAT, PG		6	mA
Junction temperature		-40	150	°C
Storage temperature range, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground pin unless otherwise noted.

(2) VBUS is specified up to 16 V for a maximum of 24 hours under no load conditions.

#### 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	1000	V
V <sub>(ESD)</sub>	V <sub>(ESD)</sub> Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	250	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## TEXAS INSTRUMENTS

#### 7.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage	3.9	6.2 <sup>(1)</sup>	V
I <sub>SYS</sub>	Output current (SYS)		3.5	Α
V <sub>BAT</sub>	Battery voltage		4.4	V
	Fast charging current		3	Α
IBAT	Discharging current with internal MOSFET		5.5	Α
T <sub>A</sub>	Operating free-air temperature range	-40	85	°C

<sup>(1)</sup> The inherent switching noise voltage spikes should not exceed the absolute maximum rating on either the BTST or SW pins. A tight layout minimizes switching noise.

#### 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	RTW (WQFN) 24 PIN	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	32.2	
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	29.8	
$R_{\theta JB}$	Junction-to-board thermal resistance	9.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	C/VV
$\Psi_{JB}$	Junction-to-board characterization parameter	9.1	
$R_{\theta JCbot}$	Junction-to-case (bottom) thermal resistance	2.2	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### 7.5 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
QUIESCENT CU	IRRENTS					
		$\mbox{V}_{\mbox{VBUS}} < \mbox{V}_{\mbox{UVLO}}, \mbox{VBAT} = 4.2 \mbox{ V, leakage between BAT and VBUS, $T_{\mbox{\scriptsize J}}$ < 85 °C }$		5		μΑ
I <sub>BAT</sub>	Battery discharge current (BAT, SW, SYS)	High-Z Mode, or no VBUS, BATFET disabled (REG07[5] = 1), -40°C - 85°C		16	20	μΑ
		High-Z Mode, or no VBUS, BATFET enabled (REG07[5] = 0), $-40^{\circ}$ C $-85^{\circ}$ C		32	55	μΑ
		V <sub>VBUS</sub> = 5 V, High-Z mode, No battery		15	30	μΑ
		$V_{VBUS} > V_{UVLO}$ , $V_{VBUS} > V_{BAT}$ , converter not switching		1.5	3	mA
I <sub>VBUS</sub>	Input supply current (VBUS)	$V_{VBUS} > V_{UVLO},  V_{VBUS} > V_{BAT},  converter switching,  V_{BAT} = 3.2  V,  I_{SYS} = 0   A$		4		mA
		$V_{VBUS} > V_{UVLO},  V_{VBUS} > V_{BAT},  converter switching,  charge disable,  V_{BAT} = 3.8  V,  I_{SYS} = 100  \mu A$		3.5		mA
I <sub>BOOST</sub>	Battery discharge current in boost mode	VBAT = 4.2 V, Boost mode, $I_{VBUS}$ = 0 A, converter switching		3.5		mA
VBUS/BAT POV	VER UP					
$V_{VBUS\_OP}$	VBUS operating voltage		3.9		6.2	٧
V <sub>VBUS_UVLOZ</sub>	VBUS for active I <sup>2</sup> C, no battery	V <sub>VBUS</sub> rising	3.6			V
V <sub>SLEEP</sub>	Sleep mode falling threshold	V <sub>VBUS</sub> falling, V <sub>VBUS-VBAT</sub>	35	80	120	mV
V <sub>SLEEPZ</sub>	Sleep mode rising threshold	V <sub>VBUS</sub> rising, V <sub>VBUS-VBAT</sub>	170	250	350	mV
V <sub>ACOV</sub>	VBUS over-voltage rising threshold	V <sub>VBUS</sub> rising	6.2		6.6	V
V <sub>ACOV_HYST</sub>	VBUS over-voltage falling hysteresis	V <sub>VBUS</sub> falling		250		mV
V <sub>BAT_UVLOZ</sub>	Battery for active I <sup>2</sup> C, no VBUS	V <sub>BAT</sub> rising	2.3			V
V <sub>BAT_DPL</sub>	Battery depletion threshold	V <sub>BAT</sub> falling		2.4	2.6	V
V <sub>BAT_DPL_HY</sub>	Battery depletion rising hysteresis	V <sub>BAT</sub> rising		200		mV
V <sub>VBUSMIN</sub>	Bad adapter detection threshold	V <sub>VBUS</sub> falling		3.8		V
I <sub>BADSRC</sub>	Bad adapter detection current source			30		mA



## Electrical Characteristics (接下页)

T <sub>2</sub> = -40°C - 85°C   39   51   51   52   52°C   39   58   55   52   52°C   39   58   55   52°C   39   58   52°C   39   52°C   39   58   52°C   39   58   52°C   39   58   52°C   39   52°C		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
REGOT ST  = 101, Vargaun = 3.5 V   3.5   3.65   V   Vargaun   Top reverse blocking MOSFET on resistance between VSUS and PMID   Reversifer   Top reverse blocking MOSFET on resistance between VSUS and PMID   Reversifer   Reve	POWER PATH M	IANAGEMENT					
REGOT ST  = 101, Vargaun = 3.5 V   3.5   3.65   V   Vargaun   Top reverse blocking MOSFET on resistance between VSUS and PMID   Reversifer   Top reverse blocking MOSFET on resistance between VSUS and PMID   Reversifer   Reve	Veve MAY	Maximum DC system voltage output	BATFET (Q4) off, V <sub>BAT</sub> up to 4.35 V			4.43	V
Top reverse blocking MOSFET on resistance between YUS and PMID				3.5	3.65		
Possible	*515_MIN	, , ,	THE SET (STEMING SEE )	0.0			
Ty = 40°C = 125°C   33   58   100	R <sub>ON(RBFET)</sub>				28	41	mΩ
Table   Testistance between PMID and SW   Table   Ta	D	Internal top switching MOSFET on-	$T_{J} = -40^{\circ}\text{C} - 85^{\circ}\text{C}$		39	51	0
T <sub>2</sub> = 40°C − 125°C	NON(HSFET)	resistance between PMID and SW	$T_J = -40^{\circ}\text{C} - 125^{\circ}\text{C}$		39	58	11122
Part	D	Internal bottom switching MOSFET on-	$T_{J} = -40^{\circ}\text{C} - 85^{\circ}\text{C}$		61	82	0
Mart	R <sub>ON(LSFET)</sub>		T <sub>J</sub> = -40°C - 125°C		61	90	mt7
Verys, part         SYS/BAIT comparator         Very > Very Stalling         180         mV           Very Land DD         Battery good comparator falling threshold Very falling         Name of the part	V <sub>FWD</sub>		BAT discharge current 10mA		30		mV
Var_> Vsysam. Vsys falling	.,	0)(0/0.47	V <sub>BAT</sub> < V <sub>SYSMIN</sub> , V <sub>SYS</sub> falling		80		mV
## Battery year of comparator falling threshold   Vear falling   Vear falling   100 mV    ## SATTERY CHARGER   Vear Fact	V <sub>SYS_BAT</sub>	SYS/BAT comparator	V <sub>BAT</sub> > V <sub>SYSMIN</sub> , V <sub>SYS</sub> falling		180		mV
SATTERY CHARGER   Charge voltage regulation accuracy   VBAT = 4.112 V and 4.208 V   -0.5%   0.5%	V <sub>BATGD</sub>	Battery good comparator rising threshold	V <sub>BAT</sub> rising		3.55		V
VBAT REG.ACC         Charge voltage regulation accuracy         VBAT = 4.112 V and 4.208 V         —0.5%         0.5%           ICHG, REG.ACC         Fast charge current regulation accuracy         VBAT = 3.8 V, I <sub>CHG</sub> = 1024 mA, T <sub>J</sub> = 25°C         -4%         4%           VBAT = 3.8 V, I <sub>CHG</sub> = 1024 mA, T <sub>J</sub> = 20°C − 125°C         -7%         7%           VBAT = 3.8 V, I <sub>CHG</sub> = 1792 mA, T <sub>J</sub> = 20°C − 125°C         -10%         10%           CHG, 20hel         Charge current with 20% option on Plant of the policy of the	V <sub>BATGD HYST</sub>	Battery good comparator falling threshold	V <sub>BAT</sub> falling		100		mV
VBAT = 3.8 V, I <sub>CHG</sub> = 1024 mA, T <sub>J</sub> = 25°C		RGER		1			1
VBAT = 3.8 V, I <sub>CHG</sub> = 1024 mA, T <sub>J</sub> = 25°C	V <sub>BAT REG ACC</sub>	Charge voltage regulation accuracy	V <sub>BAT</sub> = 4.112 V and 4.208 V	-0.5%		0.5%	
Fast charge current regulation accuracy   VBAT = 3.8 V. I CHG = 1024 mA, T_J = -20°C - 125°C   -7%   7%   VBAT = 3.8 V. I CHG = 1792 mA, T_J = -20°C - 125°C   -7%   7%   VBAT = 3.8 V. I CHG = 1792 mA, T_J = -20°C - 125°C   -10%   10%   VBAT = 3.8 V. I CHG = 1792 mA, T_J = -20°C - 125°C   -10%   10%   VBAT = 3.8 V. I CHG = 1792 mA, T_J = -20°C - 125°C   -10%   10%   VBAT = 3.8 V. I CHG = 104 mA, REG02 = 03 and REG02[0]   75   175 mA   TBATTON   TBATTO				-4%		4%	
VBAT = 3.8 V, I CHG = 1792 mA, T J = -20°C − 125°C	IICHG REG ACC	Fast charge current regulation accuracy		-7%		7%	
Charge current with 20% option on   V_BAT = 3.1 V, I_CHG = 104 mA, REG02 = 03 and REG02[0]   75   175 mA	10110_1120_1100			-10%		10%	
Precharge to fast charge, REG04[1] = 1   2.8   3.0   3.1   V	I <sub>CHG_20pct</sub>	Charge current with 20% option on					mA
Variable	V <sub>BATLOWV</sub>	Battery LOWV falling threshold	Fast charge to precharge, REG04[1] = 1	2.6	2.8	2.9	V
Type_Term_Acc	V <sub>BATLOWV_HYST</sub>	j	Precharge to fast charge, REG04[1] = 1	2.8	3.0	3.1	٧
Typ_TERM_ACC   Typical termination current   I_TERM = 256 mA, I <sub>CHG</sub> = 2048 mA   256   mA     Termination current accuracy   I_TERM = 256 mA, I <sub>CHG</sub> = 2048 mA   -20%   20%     VSHORT   Battery short voltage   VBAT falling   2.0   V     VSHORT_HYST   Battery Short Voltage hysteresis   VBAT rising   200   mV     SHORT   Battery Short Voltage hysteresis   VBAT rising   200   mV     SHORT   Battery Short Voltage hysteresis   VBAT rising   200   mV     SHORT   Battery Short Current   VBAT < 2.2 V   100   mA     VRECHG   Recharge threshold below VBAT_REG   VBAT falling, REG04[0] = 0   100   mV     RECHG   Recharge deglitch time   VBAT falling, REG04[0] = 0   20   ms     RON_BATFET   SYS-BAT MOSFET on-resistance   T_J = 25°C   24   28   mΩ     Typ = 20°C - 125°C   24   35   mΩ     NPUT VOLTAGE/CURRENT REGULATION     VINDPM_REG_ACC   Input voltage regulation accuracy   USB100   85   100   mA     USB_DPM   USB Input current regulation limit, VBUS = 5V, current pulled from SW   USB150   125   150   mA     USB_DPM   Input current regulation accuracy   IADP = 1.5 A, REG00[2:0] = 101   1.3   1.5   A     M_N_START   Input current limit during system start up   VSYS < 2.2 V   100   mA     M_IN_START   Input current limit during system start up   VSYS < 2.2 V   100   mA     M_IN_START   Input current limit during system start up   VSYS < 2.2 V   100   mA     M_IN_START   Input current limit during system start up   VSYS < 2.2 V   100   mA     M_IN_START   Input current limit during system start up   VSYS < 2.2 V   100   mA     M_IN_START   Input current limit during system start up   VSYS < 2.2 V   100   mA     M_IN_START   Input current limit during system start up   VSYS < 2.2 V   100   mA     M_IN_START   Input current limit during system start up   VSYS < 2.2 V   100   mA     M_IN_START   Input current limit during system start up   VSYS < 2.2 V   100   mA     M_IN_START   Input current limit during system start up   VSYS < 2.2 V   100   100   100   100   100   100   100   100   100   100   100   100   100   100   100	I <sub>PRECHG ACC</sub>	Precharge current regulation accuracy	VBAT = 2.6 V, I <sub>CHG</sub> = 256 mA	-20%		20%	
Term   Acc   Term		Typical termination current			256		mA
VSHORT         Battery short voltage         VBAT falling         2.0         V           VSHORT_HYST         Battery Short Voltage hysteresis         VBAT rising         200         mV           SHORT         Battery short current         VBAT          VBAT          200         mV           VRECHG         Recharge threshold below VBAT_REG         VBAT falling, REG04[0] = 0         100         mV           VBAT falling, REG04[0] = 0         20         ms           RON_BATFET         SYS-BAT MOSFET on-resistance         T <sub>J</sub> = 25°C         24         28         mΩ           NPUT VOLTAGE/CURRENT REGULATION         T <sub>J</sub> = 25°C         24         28         mΩ         mΩ           VINDPM_REG_ACC         Input voltage regulation accuracy         USB100         85         100         mA           USB_DPM         USB Input current regulation limit, VBUS = 5V, current pulled from SW         USB150         125         150         mA           USB_DPM_LADPT_DPM         Input current legulation accuracy         IADP = 1.5 A, REG00[2:0] = 101         1.3         1.5         A           USB_NOD         750         900         mA           VBLIM         Input current limit during system start up         VSYS < 2.2 V		Termination current accuracy	I <sub>TERM</sub> = 256 mA, I <sub>CHG</sub> = 2048 mA	-20%		20%	
V <sub>SHORT_HYST</sub> Battery Short Voltage hysteresis         VBAT rising         200         mV           SHORT         Battery short current         VBAT < 2.2 V		Battery short voltage	VBAT falling		2.0		V
$ \begin{array}{c} \text{SNORT} & \text{Battery short current} \\ \text{VBAT} < 2.2 \text{ V} \\ \text{VBAT} \text{ falling, REG04[0]} = 0 \\ \text{VBAT falling, REG04[0]} = 0 \\ \text{MECHG} \\ \text{Recharge threshold below VBAT_REG} \\ \text{Recharge deglitch time} \\ \text{VBAT falling, REG04[0]} = 0 \\ \text{MADPM_REGACE} \\ \text{T}_J = 25^{\circ}\text{C} \\ \text{T}_J = 25^{\circ}\text{C} \\ \text{T}_J = -20^{\circ}\text{C} - 125^{\circ}\text{C} \\ \text{T}_J = 25^{\circ}\text{C} \\ \text{T}_J = -20^{\circ}\text{C} - 125^{\circ}\text{C} \\ \text{T}_J = -20^{$		Battery Short Voltage hysteresis	VBAT rising		200		mV
$\begin{array}{c} V_{RECHG} & Recharge threshold below VBAT_REG \\ VBAT falling, REG04[0] = 0 \\ RON_BATFET \\ \end{array} \\ \begin{array}{c} V_{RECHG} & Recharge deglitch time \\ RON_BATFET \\ \end{array} \\ \begin{array}{c} V_{RECHG} & Recharge deglitch time \\ \end{array} \\ \begin{array}{c} V_{BAT} falling, REG04[0] = 0 \\ \end{array} \\ \begin{array}{c} T_J = 25^{\circ}C \\ T_J = -20^{\circ}C - 125^{\circ}C \\ \end{array} \\ \begin{array}{c} 24 \\ 28 \\ T_J = -20^{\circ}C - 125^{\circ}C \\ \end{array} \\ \begin{array}{c} 24 \\ 28 \\ \end{array} \\ \begin{array}{c} V_{BAT} \\ \end{array} \\ \begin{array}{c} V_{DDM_REG_ACC} \\ \end{array} \\ \begin{array}{c} V_{DDM_REG_ACC} \\ \end{array} \\ \begin{array}{c} Input \ voltage \ regulation \ accuracy \\ \end{array} \\ \begin{array}{c} USB \ 100 \\ USB$			VBAT < 2.2 V		100		mA
$ \begin{array}{c} \text{RECHG} & \text{Recharge deglitch time} & \text{VBAT falling, REG04[0]} = 0 & 20 & \text{ms} \\ \text{RON_BATFET} & \text{SYS-BAT MOSFET on-resistance} & \frac{T_J = 25^{\circ}\text{C}}{T_J = -20^{\circ}\text{C} - 125^{\circ}\text{C}} & 24 & 28 \\ \hline T_J = -20^{\circ}\text{C} - 125^{\circ}\text{C} & 24 & 35 \\ \hline \end{array} \\ \begin{array}{c} \text{NPUT VOLTAGE/CURRENT REGULATION} \\ \\ \text{VINDPM_REG_ACC} & \text{Input voltage regulation accuracy} & -2\% & 2\% \\ \\ \text{USB Input current regulation limit, VBUS} = \\ \hline 5V, \text{ current pulled from SW} & \text{USB100} & 85 & 100 & \text{mA} \\ \hline \\ \text{USB500} & 440 & 500 & \text{mA} \\ \hline \\ \text{USB900} & 750 & 900 & \text{mA} \\ \hline \\ \text{Input current regulation accuracy} & \text{IADP} = 1.5 \text{ A, REG00[2:0]} = 101 & 1.3 & 1.5 & \text{A} \\ \hline \\ \text{Input current limit during system start up} & \text{VSYS} < 2.2 V & 100 & \text{mA} \\ \hline \\ \text{SBAT OVER-VOLTAGE PROTECTION} \\ \hline \\ \text{VBATOVP} & \text{Battery over-voltage threshold} & \text{VBAT rising, as percentage of VBAT_REG} & 104\% \\ \hline \\ \text{VBATOVP_HYST} & \text{Battery over-voltage deglitch time to} & \text{VBAT falling, as percentage of VBAT_REG} & 2\% \\ \hline \\ TUSDUSCION START SYSTEM ACCURATION START START$		•	VBAT falling, REG04[0] = 0		100		mV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			0. 11		20		ms
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					24	28	
NPUT VOLTAGE/CURRENT REGULATION   VINDPM_REG_ACC   Input voltage regulation accuracy   USB 100   MS   100   MA	R <sub>ON_BATFET</sub>	SYS-BAT MOSFET on-resistance			24	35	mΩ
USB Input current regulation limit, VBUS = 5V, current pulled from SW   USB150	INPUT VOLTAGE	E/CURRENT REGULATION	, ·	!			
USB Input current regulation limit, VBUS = 5V, current pulled from SW   USB150	VINDPM REG ACC	Input voltage regulation accuracy		-2%		2%	
USB Input current regulation limit, VBUS = 5V, current pulled from SW  USB500			USB100				mA
USB500		USB Input current regulation limit VBUS -	USB150				
USB900   750   900   mA	I <sub>USB_DPM</sub>						
Input current regulation accuracy  IADP = 1.5 A, REG00[2:0] = 101  1.3  1.5 A  Input current limit during system start up  VSYS < 2.2 V  100  mA  KILIM  IN = KILIM/RILIM  Battery over-voltage threshold  VBAT rising, as percentage of VBAT_REG  VBATOVP_HYST  Battery over-voltage deglitch time to  Battery over-voltage deglitch time to							
Input current limit during system start up VSYS < 2.2 V 100 mA  KILIM IN = KILIM/RILIM 395 435 475 A x G  BAT OVER-VOLTAGE PROTECTION  VBATOVP Battery over-voltage threshold VBAT rising, as percentage of VBAT_REG 104%  VBATOVP_HYST Battery over-voltage hysteresis VBAT falling, as percentage of VBAT_REG 2%  Battery over-voltage deglitch time to 1 INSTANCE IN THE PROPERTY OF THE PR	I <sub>ADPT DPM</sub>	Input current regulation accuracy					
KILIM     I <sub>IN</sub> = K <sub>ILIM</sub> /R <sub>ILIM</sub> 395     435     475     A x G       BAT OVER-VOLTAGE PROTECTION       V <sub>BATOVP</sub> Battery over-voltage threshold     V <sub>BAT</sub> rising, as percentage of V <sub>BAT_REG</sub> 104%       V <sub>BATOVP_HYST</sub> Battery over-voltage hysteresis     V <sub>BAT</sub> falling, as percentage of V <sub>BAT_REG</sub> 2%       Battery over-voltage deglitch time to     1     US					100		
BAT OVER-VOLTAGE PROTECTION  VBATOVP  Battery over-voltage threshold  VBAT rising, as percentage of VBAT_REG  VBATOVP_HYST  Battery over-voltage hysteresis  VBAT falling, as percentage of VBAT_REG  2%  Battery over-voltage deglitch time to				395		475	ΑχΩ
VBATOVP     Battery over-voltage threshold     VBAT rising, as percentage of VBAT_REG     104%       VBATOVP_HYST     Battery over-voltage hysteresis     VBAT falling, as percentage of VBAT_REG     2%       Battery over-voltage deglitch time to     1     UBAT falling, as percentage of VBAT_REG			I	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	.00		
V <sub>BATOVP_HYST</sub> Battery over-voltage hysteresis V <sub>BAT</sub> falling, as percentage of V <sub>BAT_REG</sub> 2% Battery over-voltage deglitch time to			V <sub>RAT</sub> rising, as percentage of V <sub>RAT</sub> REC		104%		
Battery over-voltage deglitch time to		-					
	- BATOVP_HYST		- BAI - Saming, as personage or VBAI_REG				
	t <sub>BATOVP</sub>				1		μs



## Electrical Characteristics (接下页)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
THERMAL REGU	ILATION AND THERMAL SHUTDOWN					
T <sub>Junction_REG</sub>	Junction temperature regulation accuracy	REG06[1:0] = 11		120		°C
T <sub>SHUT</sub>	Thermal shutdown rising temperature	Temperature increasing		160		°C
T <sub>SHUT_HYS</sub>	Thermal shutdown hysteresis			30		°C
	Thermal shutdown rising deglitch	Temperature increasing delay		1		ms
	Thermal shutdown falling deglitch	Temperature decreasing delay		1		ms
COLD/HOT THEF	RMISTER COMPARATOR					
$V_{LTF}$	Cold temperature threshold, TS pin voltage rising threshold	Charger suspends charge. as percentage to V <sub>REGN</sub>	73%	73.5%	74%	
V <sub>LTF_HYS</sub>	Cold temperature hysteresis, TS pin voltage falling	As percentage to V <sub>REGN</sub>		0.4%		
V <sub>HTF</sub>	Hot temperature TS pin voltage rising threshold	As percentage to V <sub>REGN</sub>	46.6%	47.2%	48.8%	
V <sub>TCO</sub>	Cut-off temperature TS pin voltage falling threshold	As percentage to V <sub>REGN</sub>	44.2%	44.7%	45.2%	
	Deglitch time for temperature out of range detection	$V_{TS} > V_{LTF}$ , or $V_{TS} < V_{TCO}$ , or $V_{TS} < V_{HTF}$		10		ms
VBCOLD0	Cold temperature threshold, TS pin voltage rising threshold	As percentage to V <sub>REGN</sub> REG02[1] = 0 (Approx10°C w/ 103AT)	75.5%	76%	76.5%	
VBCOLD0_HYS		As percentage to V <sub>REGN</sub> REG02[1] = 0 (Approx. 1°C w/ 103AT)		1%		
VBCOLD1	Cold temperature threshold 1, TS pin voltage rising threshold	As percentage to V <sub>REGN</sub> REG02[1] = 1 (Approx20°C w/ 103AT)	78.5%	79%	79.5%	
VBCOLD1_HYS		As percentage to V <sub>REGN</sub> REG02[1] = 1 (Approx. 1°C w/ 103AT)		1%		
VBHOT0	Hot temperature threshold, TS pin voltage falling threshold	As percentage to V <sub>REGN</sub> REG06[3:2] = 01 (Approx. 55°C w/ 103AT)	35.5%	36%	36.5%	
VBHOT0_HYS		As percentage to V <sub>REGN</sub> REG06[3:2] = 01 (Approx. 3°C w/ 103AT)		3%		
VBHOT1	Hot temperature threshold 1, TS pin voltage falling threshold	As percentage to V <sub>REGN</sub> REG06[3:2] = 00 (Approx. 60°C w/ 103AT)	32.5%	33%	33.5%	
VBHOT1_HYS		As percentage to V <sub>REGN</sub> REG06[3:2] = 00 (Approx. 3°C w/ 103AT)		3%		
VBHOT2	Hot temperature threshold 2, TS pin voltage falling threshold	As percentage to V <sub>REGN</sub> REG06[3:2] = 10 (Approx. 65°C w/ 103AT)	29.5%	30%	30.5%	
VBHOT2_HYS		As percentage to V <sub>REGN</sub> REG06[3:2] = 10 (Approx. 3°C w/ 103AT)		3%		
CHARGE OVER-	CURRENT COMPARATOR					
I <sub>HSFET_OCP</sub>	HSFET cycle by cycle over-current threshold		5.3	7.5		Α
V <sub>LSFET_UCP</sub>	LSFET charge under-current falling threshold	From sync mode to non-sync mode		100		mA
F <sub>SW</sub>	PWM Switching frequency, and digital clock		1300	1500	1700	kHz
$D_MAX$	Maximum PWM duty cycle			97%		
V <sub>BTST_REFRESH</sub>	Bootstrap refresh comparator threshold	VBTST-VSW when LSFET refresh pulse is requested, VBUS = 5 V		3.6		V
BOOST MODE O	PERATION					
V <sub>OTG_REG_ACC</sub>	OTG output voltage	I(VBUS) = 0, REG06[7:4] = 0111 (4.998 V)		5		V
V <sub>OTG_REG_ACC</sub>	OTG output voltage accuracy	I(VBUS) = 0, REG06[7:4] = 0111 (4.998 V)	-3%		3%	
V <sub>OTG_BAT</sub>	Battery voltage exiting OTG mode	BAT falling, REG04[1] = 1	2.9			V
	OTO	REG01[0] = 0	1			Α
lotg	OTG mode output current	REG01[0] = 1	1.5			Α
V <sub>OTG_OVP</sub>	OTG over-voltage threshold	Rising threshold	5.8	6		V
V <sub>OTG_OVP_HYS</sub>	OTG over-voltage threshold hysteresis	Falling threshold		300		mV



## Electrical Characteristics (接下页)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>OTG_LSOCP</sub>	LSFET cycle by cycle current limit		5			Α
I <sub>OTG_HSZCP</sub>	HSFET under current falling threshold			100		mA
	RBFET over-current threshold	REG01[0] = 0		1.15	1.30	^
I <sub>RBFET_OCP</sub>	RBFET over-current threshold	REG01[0] = 1	1.50	1.70	1.90	Α
REGN LDO						
V	REGN LDO output voltage	V <sub>VBUS</sub> = 6 V, I <sub>REGN</sub> = 40 mA	4.8	5	5.5	V
$V_{REGN}$	REGN LDO output voltage	V <sub>VBUS</sub> = 5 V, I <sub>REGN</sub> = 20 mA	4.7	4.8		V
I <sub>REGN</sub>	REGN LDO current limit $V_{VBUS} = 5 \text{ V}, V_{REGN} = 3.8 \text{ V}$ 50				mA	
LOGIC I/O PIN	N CHARACTERISTICS (OTG, $\overline{\text{CE}}$ , STAT, $\overline{\text{QON}}$	I, PSEL, PG)				
$V_{ILO}$	Input low threshold				0.4	V
$V_{IH}$	Input high threshold ( $\overline{\text{CE}}$ , STAT, $\overline{\text{QON}}$ , PSEL, $\overline{\text{PG}}$ )		1.3			V
V <sub>IH_OTG</sub>	Input high threshold (OTG)		1.1			V
V <sub>OUT_LO</sub>	Output low saturation voltage	Sink current = 5 mA			0.4	V
I <sub>BIAS</sub>	High level leakage current (OTG, CE, STAT, PSEL, PG)	Pull-up rail 1.8 V			1	μA
I <sub>BIAS</sub>	High level leakage current (QON)	Pull-up rail 3.6 V			8	μΑ
I <sup>2</sup> C INTERFAC	CE (SDA, SCL, INT)					
V <sub>IH</sub>	Input high threshold level	VPULL-UP = 1.8 V, SDA and SCL	1.3			V
V <sub>IL</sub>	Input low threshold level	VPULL-UP = 1.8 V, SDA and SCL			0.4	V
V <sub>OL</sub>	Output low threshold level	Sink current = 5 mA			0.4	V
I <sub>BIAS</sub>	High-level leakage current	VPULL-UP = 1.8 V, SDA and SCL			1	μA
f <sub>SCL</sub>	SCL clock frequency				400	kHz
DIGITAL CLO	CK AND WATCHDOG TIMER					
f <sub>HIZ</sub>	Digital crude clock	REGN LDO disabled	15	35	50	kHz
f <sub>DIG</sub>	Digital clock	REGN LDO enabled	1300	1500	1700	kHz



## 7.6 Timing Requirements

			MIN	TYP	MAX	UNIT
VBUS/BAT PO	WER UP		·			
t <sub>BADSRC</sub>	Bad source detection duration			30		ms
BOOST MODE	OPERATION					
t <sub>OTG_OCP_OFF</sub>	OTG mode over-current protection	off cycle time		32		ms
t <sub>OTG_OCP_ON</sub>	OTG mode over-current protection		450		μs	
QON TIMING			·			
t <sub>QON_ON_1</sub>	QON low time to turn on BATFET and exit ship mode				1.5	s
t <sub>QON_RST</sub>	QON low time to reset BATFET	10	12.5	15	s	
t <sub>BATFET_RST</sub>	BATFET reset duration	250		400	ms	
LOGIC I/O PIN	CHARACTERISTICS (OTG, CE, STAT	T, QON, PSEL, PG)				
t <sub>BATFET_DLY</sub>	BATFET disable delay time		7	9	11	s
DIGITAL CLOC	K AND WATCHDOG TIMER					
	DECOSIS:41 44	REGN LDO disabled	138	172		
t <sub>WDT</sub>	REG05[5:4] = 11	REGN LDO enabled	138	168		S





图 1. I<sup>2</sup>C-Compatible Interface Timing Diagram

## 7.7 Typical Characteristics

表 1. Table of Figures


	FIGURE
Charging Efficiency vs Charging Current (DCR = $10 \text{ m}\Omega$ )	图 2
System Efficiency vs System Load Current (DCR = 10 m $\Omega$ )	图 3
Boost Mode Efficiency vs VBUS Load Current (DCR = 10 mΩ)	图 4
SYS Voltage Regulation vs System Load Current	图 5
Boost Mode VBUS Voltage Regulation (Typical Output = 4.998 V, REG06[7:4] = 0111) vs VBUS Load Current	图 6
SYS Voltage vs Temperature	图 7
BAT Voltage vs Temperature	图 8
Input Current Limit vs Temperature	图 9
Charge Current vs Package Temperature	图 10











www.ti.com.cn ZHCSDK7 – APRIL 2015


#### 8 Detailed Description

#### 8.1 Overview

The bq24298 is an I<sup>2</sup>C controlled power path management device and a single cell Li-Ion battery charger. It integrates the input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and battery FET (BATFET, Q4) between system and battery. The device also integrates the bootstrap diode for the high-side gate drive.

## TEXAS INSTRUMENTS

#### 8.2 Functional Block Diagram





8.3 Feature Description

#### 8.3.1 Device Power Up

#### 8.3.1.1 Power-On-Reset (POR)

The internal bias circuits are powered from the higher voltage of VBUS and BAT. When VBUS or VBAT rises above UVLOZ, the sleep comparator, battery depletion comparator and BATFET driver are active. I<sup>2</sup>C interface is ready for communication and all the registers are reset to default value. The host can access all the registers after POR.

#### 8.3.1.2 Power Up from Battery without DC Source

If only battery is present and the voltage is above depletion threshold (V<sub>BAT\_DEPL</sub>), the BATFET turns on and connects battery to system. The REGN LDO stays off to minimize the quiescent current. The low R<sub>DSON</sub> in BATFET and the low quiescent current on BAT minimize the conduction loss and maximize the battery run time.

#### 8.3.1.2.1 BATFET Turn Off

The BATFET can be forced off by the host through I<sup>2</sup>C REG07[5] with a typical 9 s delay. This bit allows the user to independently turn off the BATFET when the battery condition becomes abnormal during charging. When BATFET is off, there is no path to charge or discharge the battery. When battery is not attached, the BATFET should be turned off by setting REG07[5] to 1 to disable charging and supplement mode.

#### 8.3.1.2.2 Shipping Mode

To extend battery life and minimize power when system is powered off during system idle, shipping, or storage, the device can turn off BATFET so that the system voltage is zero to minimize the leakage. The BATFET can be turned off by setting REG07[5] (BATFET\_DISABLE) bit.

In order to keep BATFET off during shipping mode, the host has to disable the watchdog timer (REG05[5:4] = 00) and disable BATFET (REG07[5] = 1) at the same time. Once the BATFET is disabled, one of the following events can turn on BATFET and clear REG07[5] (BATFET\_DISABLE) bit.

- 1. Plug in adapter
- 2. Write REG07[5] = 0
- 3. watchdog timer expiration
- 4. Register reset (REG01[7] = 1)
- 5. A logic high to low transition on  $\overline{\text{QON}}$  pin with longer than  $t_{\text{QON\_ON\_1}}$  0.6s to 1.5s typically deglitch turns on BATFET and exit shipping mode.

#### 8.3.1.2.3 BATFET System Reset

When  $\overline{\text{QON}}$  is driven to logic low by at least  $t_{\text{QON\_RST}}$  12.5s typically while VBUS is not plugged in and BATFET\_DISABLE = 0, the BATFET is turned off for  $t_{\text{BATFET\_RST}}$  which is usually between 250ms and 400ms. The BATFET is re-enabled after  $t_{\text{BATFET\_RST}}$  duration. This function allows systems connected to SYS to have power-on-reset. This function can be disabled by setting BATFET\_RST\_EN bit to 0.

#### 8.3.1.3 Power Up from DC Source

When the DC source plugs in, the charger device checks the input source voltage to turn on REGN LDO and all the bias circuits. It also checks the input current limit before starts the buck converter.

#### 8.3.1.3.1 REGN LDO

The REGN LDO supplies internal bias circuits as well as the HSFET and LSFET gate drive. The LDO also provides bias rail to TS external resistors. The pull-up rail of STAT and PG (bq24298)can be connected to REGN as well.

The REGN is enabled when all the conditions are valid.

- 1. VBUS above V<sub>VBUS UVLOZ</sub>
- 2. VBUS above V<sub>BAT</sub> + V<sub>SLEEPZ</sub> in buck mode or VBUS below V<sub>BAT</sub> + V<sub>SLEEP</sub> in boost mode
- 3. After typical 220-ms delay (100 ms minimum) is complete

## TEXAS INSTRUMENTS

#### Feature Description (接下页)

If one of the above conditions is not valid, the device is in high impedance mode (HIZ) with REGN LDO off. The device draws less than  $I_{VBUS}$  (15  $\mu A$  typical) from VBUS during HIZ state. The battery powers up the system when the device is in HIZ.

#### 8.3.1.3.2 Input Source Qualification

After REGN LDO powers up, the device checks the current capability of the input source. The input source has to meet the following requirements to start the buck converter.

- 1. VBUS voltage below V<sub>ACOV</sub> (not in VBUS over-voltage)
- 2. VBUS voltage above V<sub>BADSRC</sub> (3.8 V typical) when pulling I<sub>BADSRC</sub> (30 mA typical) (poor source detection)

Once the input source passes all the conditions above, the status register REG08[2] goes high and the  $\overline{PG}$  pin (bq24298) goes low. An INT is asserted to the host.

If the device fails the poor source detection, it will repeat the detection every 2 seconds.

#### 8.3.1.3.3 Input Current Limit Detection

After the  $\overline{PG}$  is LOW (bq24298)or REG08[2] goes HIGH, the charger device always runs input current limit detection when a DC source plugs in unless the charger is in HIZ during host mode.

The bq24298 sets input current limit through PSEL and OTG pins. After the input current limit detection is done, the detection result is reported in VBUS\_STAT registers (REG08[7:6]) and input current limit is updated in IINLIM register (REG00[2:0]). In addition, host can write to REG00[2:0] to change the input current limit.

#### 8.3.1.3.4 PSEL/OTG Pins Set Input Current Limit

The bq24298 has PSEL pin which directly takes the USB PHY device output to decide whether the input is USB host or charging port.

	•		
PSEL	OTG	INPUT CURRENT LIMIT	REG08[7:6]
HIGH	LOW	100 mA	01
HIGH	HIGH	500 mA	01
LOW	_	3 A	10

表 2. bq24298 Input Current Limit Detection

#### 8.3.1.3.5 HIZ State with 100mA USB Host

In battery charging spec, the good battery threshold is the minimum charge level of a battery to power up the portable device successfully. When the input source is 100-mA USB host, and the battery is above bat-good threshold ( $V_{BATGD}$ ), the device follows battery charging spec and enters high impedance state (HIZ). In HIZ state, the device is in the lowest quiescent state with REGN LDO and the bias circuits off. The charger device sets REG00[7] to 1, and the VBUS current during HIZ state will be less than 30  $\mu$ A. The system is supplied by the battery.

Once the charger device enters HIZ state in host mode, it stays in HIZ until the host writes REG00[7] = 0. When the processor host wakes up, it is recommended to first check if the charger is in HIZ state.

In default mode, the charger IC will reset REG00[7] back to 0 when input source is removed. When another source plugs in, the charger IC will run detection again, and update the input current limit.

#### 8.3.1.3.6 Force Input Current Limit Detection

While adapter is plugged-in, the host can force the charger device to run input current limit detection by setting REG07[7] = 1 or when watchdog timeout. During the forced detection, the input current limit is set to 100 mA. After the detection is completed, REG07[7] will return to 0 by itself and new input current limit is set based on PSEL/OTG (bq24298).

#### 8.3.1.4 Converter Power-Up

After the input current limit is set, the converter is enabled and the HSFET and LSFET start switching. If battery charging is disabled, BATFET turns off. Otherwise, BATFET stays on to charge the battery.



www.ti.com.cn ZHCSDK7 – APRIL 2015

The device provides soft-start when ramp up the system rail. When the system rail is below 2.2 V, the input current limit is forced to 100mA. After the system rises above 2.2 V, the charger device sets the input current limit set by the lower value between register and ILIM pin.

As a battery charger, the charger deploys a 1.5-MHz step-down switching regulator. The fixed frequency oscillator keeps tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current and temperature, simplifying output filter design.

A type III compensation network allows using ceramic capacitors at the output of the converter. An internal saw-tooth ramp is compared to the internal error control signal to vary the duty cycle of the converter. The ramp height is proportional to the PMID voltage to cancel out any loop gain variation due to a change in input voltage.

In order to improve light-load efficiency, the device switches to PFM control at light load when battery is below minimum system voltage setting or charging is disabled. During the PFM operation, the switching duty cycle is set by the ratio of SYS and VBUS.

#### 8.3.1.5 Boost Mode Operation from Battery

The device supports boost converter operation to deliver power from the battery to other portable devices through USB port. The boost mode output current rating meets the USB On-The-Go 1-A output requirement. The maximum output current is 1.5 A. The boost operation can be enabled if the following conditions are valid:

- 1. BAT above BATLOWV threshold (V<sub>BATLOWV</sub> set by REG04[1])
- 2. VBUS less than V<sub>BAT</sub> + V<sub>SLEEP</sub> (in sleep mode)
- 3. Boost mode operation is enabled (OTG pin HIGH and REG01[5:4] = 10)
- Thermistor Temperature is within boost mode temperature monitor threshold unless BHOT[1:0] is set to 11 (REG06[1:0]) to disable this monitor function
- 5. After 30ms delay from boost mode enable

In boost mode, the device employs a 1.5-MHz step-up switching regulator. Similar to buck operation, the device switches from PWM operation to PFM operation at light load to improve efficiency.

During boost mode, the status register REG08[7:6] is set to 11, the VBUS output is 5 V and the output current can reach up to 1 A or 1.5 A, selected via I<sup>2</sup>C (REG01[0]). In addition, the device provides adjustable boost voltage from 4.55 V to 5.5 V by changing BOOSTV bits in REG06[7:4]

Any fault during boost operation, including VBUS over-voltage or over-current, sets the fault register REG09[6] to 1 and an INT is asserted.

#### 8.3.2 Power Path Management

The device accommodates a wide range of input sources from USB, wall adapter, to car battery. The device provides automatic power path selection to supply the system (SYS) from input source (VBUS), battery (BAT), or both.

#### 8.3.2.1 Narrow VDC Architecture

The device deploys Narrow VDC architecture (NVDC) with BATFET separating system from battery. The minimum system voltage is set by REG01[3:1]. Even with a fully depleted battery, the system is regulated above the minimum system voltage (default 3.5 V).

When the battery is below minimum system voltage setting, the BATFET operates in linear mode (LDO mode), and the system is 150 mV above the minimum system voltage setting. As the battery voltage rises above the minimum system voltage, BATFET is fully on and the voltage difference between the system and battery is the  $V_{DS}$  of BATFET. The status register REG08[0] goes high when the system is in minimum system voltage regulation.

When the battery charging is disabled or terminated, and the battery voltage is above the minimum system voltage setting, the system is always regulated at 70 mV above the battery voltage.

ZHCSDK7 – APRIL 2015 www.ti.com.cn




图 11. V(SYS) vs V(BAT)

#### 8.3.2.2 Dynamic Power Management

To meet maximum current limit in USB spec and avoid over loading the adapter, the device features Dynamic Power Management (DPM), which continuously monitors the input current and input voltage.

When input source is over-loaded, either the current exceeds the input current limit (REG00[2:0]) or the voltage falls below the input voltage limit (REG00[6:3]). The device then reduces the charge current until the input current falls below the input current limit and the input voltage rises above the input voltage limit.

When the charge current is reduced to zero, but the input source is still overloaded, the system voltage starts to drop. Once the system voltage falls below the battery voltage, the device automatically enters the supplement mode where the BATFET turns on and battery starts discharging so that the system is supported from both the input source and battery.

During DPM mode (either VINDPM or IINDPM), the status register REG08[3] will go high.

■ 12 shows the DPM response with 5-V/1.2-A adapter, 3.2-V battery, 2.0-A charge current and 3.4-V minimum system voltage setting.




图 12. DPM Response



#### 8.3.2.3 Supplement Mode

When the system voltage falls below the battery voltage, the BATFET turns on and the BATFET gate is regulated the gate drive of BATFET so that the minimum BATFET  $V_{DS}$  stays at 30 mV when the current is low. This prevents oscillation from entering and exiting the supplement mode. As the discharge current increases, the BATFET gate is regulated with a higher voltage to reduce  $R_{DSON}$  until the BATFET is in full conduction. At this point onwards, the BATFET  $V_{DS}$  linearly increases with discharge current. 3 13 shows the V-I curve of the BATFET gate regulation operation. BATFET turns off to exit supplement mode when the battery is below battery depletion threshold.




图 13. BATFET V-I Curve

#### 8.3.3 Battery Charging Management

The device charges 1-cell Li-Ion battery with up to 3-A charge current for high capacity tablet battery. The 24-m $\Omega$  BATFET improves charging efficiency and minimizes the voltage drop during discharging.

#### 8.3.3.1 Autonomous Charging Cycle

With battery charging enabled at POR (REG01[5:4] = 01), the charger device complete a charging cycle without host involvement. The device default charging parameters are listed in the following table.

DEFAULT MODE	bq24298
Charging voltage	4.208 V
Charging current	2.048 A
Pre-charge current	128 mA
Termination current	256 mA
Temperature profile	Hot/Cold
Safety timer	12 hours <sup>(1)</sup>

表 3. Charging Parameter Default Setting

A new charge cycle starts when the following conditions are valid:

- Converter starts
- Battery charging is enabled by I<sup>2</sup>C register bit (REG01[5:4]) = 01 and CE is low
- No thermistor fault on TS
- No safety timer fault
- BATFET is not forced to turn off (REG07[5])

The charger device automatically terminates the charging cycle when the charging current is below termination threshold and charge voltage is above recharge threshold. When a full battery voltage is discharged below recharge threshold (REG04[0]), the device automatically starts another charging cycle. After the charge done, either toggle  $\overline{\text{CE}}$  pin or REG01[5:4] will initiate a new charging cycle.

<sup>(1)</sup> See Charging Safety Timer for more information.



The STAT output indicates the charging status of charging (LOW), charging complete or charge disable (HIGH) or charging fault (Blinking). The status register REG08[5:4] indicates the different charging phases: 00-charging disable, 01-precharge, 10-fast charge (constant current) and constant voltage mode, 11-charging done. Once a charging cycle is complete, an INT is asserted to notify the host.

The host can always control the charging operation and optimize the charging parameters by writing to the registers through I<sup>2</sup>C.

#### 8.3.3.2 Battery Charging Profile

The device charges the battery in three phases: preconditioning, constant current and constant voltage. At the beginning of a charging cycle, the device checks the battery voltage and applies current.

VBAT	CHARGING CURRENT	REG DEFAULT SETTING	REG08[5:4]
V <sub>BAT</sub> < V <sub>SHORT</sub> (Typical 2 V)	100 mA	-	01
$V_{SHORT} \le V_{BAT} < V_{BATLOWV}$ (Typical 2 V $\le V_{BAT} < 3$ V)	REG03[7:4]	128 mA	01
$V_{BAT} \ge V_{BATLOWV}$ (Typical $V_{BAT} \ge 3 V$ )	REG02[7:2]	2048 mA	10

表 4. Charging Current Setting

If the charger device is in DPM regulation or thermal regulation during charging, the actual charging current will be less than the programmed value. In this case, termination is temporarily disabled and the charging safety timer is counted at half the clock rate.




图 14. Battery Charging Profile

#### 8.3.3.3 Thermistor Qualification

The charger device provides a single thermistor input for battery temperature monitor.

#### 8.3.3.3.1 Cold/Hot Temperature Window

The device continuously monitors battery temperature by measuring the voltage between the TS pin and ground, typically determined by a negative temperature coefficient thermistor and an external voltage divider. The device compares this voltage against its internal thresholds to determine if charge or boost is allowed.



To initiate a charge cycle, the battery temperature must be within the  $V_{LTF}$  to  $V_{HTF}$  thresholds. During the charge cycle the battery temperature must be within the  $V_{LTF}$  to  $V_{TCO}$  thresholds, else the device suspends charging and waits until the battery temperature is within the  $V_{LTF}$  to  $V_{HTF}$  range.

For battery protection during boost mode, the device monitors the battery temperature to be within the VBCOLDx to VBHOTx thresholds unless boost mode temperature is disabled by setting BHOT bits (REG06[3:2]) to 11. When temperature is outside of the temperature thresholds, the boost mode is suspended and REG08[7:6] bits (VBUS\_STAT) are set to 00. Once temperature returns within thresholds, the boost mode is recovered.




图 15. TS Resistor Network

When the TS fault occurs, the fault register REG09[2:0] indicates the actual condition on each TS pin and an INT is asserted to the host. The STAT pin indicates the fault when charging is suspended.




图 16. TS Pin Thermistor Sense Thresholds in Charge Mode

VREF	Temperature Range to Boost	
VREF	Boost Disable	
-10°C / 20°C)		
	Boost Enable	
V <sub>ВНОТх</sub>		
(55°C / 60°C / 65°C)		
	Boost Disable	
AGND ———		

图 17. TS Pin Thermistor Sense Thresholds in Boost Mode

Assuming a 103AT NTC thermistor is used on the battery pack 8 16, the value RT1 and RT2 can be determined by using the following equation:

$$RT2 = \frac{V_{VREF} \times RTH_{COLD} \times RTH_{HOT} \times \left(\frac{1}{V_{LTF}} - \frac{1}{V_{TCO}}\right)}{RTH_{HOT} \times \left(\frac{V_{VREF}}{V_{TCO}} - 1\right) - RTH_{COLD} \times \left(\frac{V_{VREF}}{V_{LTF}} - 1\right)}$$

$$RT1 = \frac{\frac{V_{VREF}}{V_{LTF}} - 1}{\frac{1}{RT2} + \frac{1}{RTH_{COLD}}}$$
(1)

Select 0°C to 45°C range for Li-ion or Li-polymer battery,

 $RTH_{COLD} = 27.28 \text{ k}\Omega$ 

 $RTH_{HOT} = 4.911 \text{ k}\Omega$ 

RT1 =  $5.25 \text{ k}\Omega$ 

 $RT2 = 31.23 \text{ k}\Omega$ 

#### 8.3.3.4 Charging Termination

The device terminates a charge cycle when the battery voltage is above recharge threshold, and the current is below termination current. After the charging cycle is complete, the BATFET turns off. The converter keeps running to power the system, and BATFET can turn back on to engage supplement mode.

When termination occurs, the status register REG08[5:4] is 11, and an INT is asserted to the host. Termination is temporarily disabled if the charger device is in input current/voltage regulation or thermal regulation. Termination can be disabled by writing 0 to REG05[7].

#### 8.3.3.4.1 Termination When REG02[0] = 1

When REG02[0] is HIGH to reduce the charging current by 80%, the charging current could be less than the termination current. The charger device termination function should be disabled. When the battery is charged to fully capacity, the host disables charging through  $\overline{\text{CE}}$  pin or REG01[5:4].

### 8.3.3.5 Charging Safety Timer

The device has safety timer to prevent extended charging cycle due to abnormal battery conditions. The safety timer is 4 hours when the battery is below batlow threshold. The user can program fast charge safety timer (default 12 hours) through I<sup>2</sup>C (REG05[2:1]). When safety timer expires, the fault register REG09[5:4] goes 11 and an INT is asserted to the host. The safety timer feature can be disabled via I<sup>2</sup>C (REG05[3]).

The following actions restart the safety timer after safety timer expires:

- Toggle the CE pin HIGH to LOW to HIGH (charge enable)
- Write REG01[5:4] from 00 to 01 (charge enable)
- Write REG05[3] from 0 to 1 (safety timer enable)

During input voltage/current regulation, thermal regulation, or FORCE\_20PCT bit (REG02[0]) is set , the safety timer counting at half clock rate since the actual charge current is likely to be below the register setting. For example, if the charger is in input current regulation (IINDPM) throughout the whole charging cycle, and the safety time is set to 5 hours, the safety timer will expire in 10 hours. This feature can be disabled by writing 0 to REG07[6].

#### 8.3.3.5.1 Safety Timer Configuration Change

When safety timer value needs to be changed, it is recommended that the timer is disabled first before new configuration is written to REG05[2:1]. The safety timer can be disable by writing 1 to REG05[3]. This ensures the safety timer restart counting after new value is configured.

#### 8.3.3.6 USB Timer When Charging from USB100mA Source

The total charging time in default mode from USB100mA source is limited by a 45-min max timer. At the end of the timer, the device stops the converter and goes to HIZ.

#### 8.3.4 Status Outputs (PG, STAT, and INT)

#### 8.3.4.1 Power Good Indicator (PG) (bq24298)

In bq24298, PG goes LOW to indicate a good input source when:

- 1. VBUS above  $V_{BUS\_UVLO}$
- 2. VBUS above battery (not in sleep)
- 3. VBUS below V<sub>ACOV</sub> threshold
- 4. VBUS above V<sub>BUS MIN</sub> when I<sub>BADSRC</sub> current is applied (not a poor source)

#### 8.3.4.2 Charging Status Indicator (STAT)

The device indicates charging state on the open drain STAT pin. The STAT pin can drive LED as the application diagram shows.

表 5. STAT Pin State

CHARGING STATE	STAT
Charging in progress (including recharge)	LOW
Charging complete	HIGH
Sleep mode, charge disable	HIGH

#### 8.3.4.3 Interrupt to Host (INT)

In some applications, the host does not always monitor the charger operation. The INT notifies the system on the device operation. The following events will generate a 256-µs INT pulse.

- 1. USB/adapter source identified (through PSEL detection and OTG pin)
- 2. Good input source detected
  - not in sleep
  - VBUS below V<sub>ACOV</sub> threshold
  - current limit above I<sub>BADSRC</sub>

ZHCSDK7 – APRIL 2015 www.ti.com.cn

TEXAS INSTRUMENTS

- Input removed or VBUS above V<sub>ACOV</sub> threshold
- 4. Charge Complete
- 5. Any FAULT event in REG09

For the first four events, INT pulse is always generated. For the last event, when a fault occurs, the charger device sends out INT and latches the fault state in REG09 until the host reads the fault register. If a prior fault exists, the charger device would not send any INT upon new faults except NTC fault (REG09[2:0]). The NTC fault is not latched and always reports the current thermistor conditions. In order to read the current fault status, the host has to read REG09 two times consecutively. The 1<sup>st</sup> reads fault register status from the last read and the 2<sup>nd</sup> reads the current fault register status.

#### 8.3.5 Protections

#### 8.3.5.1 Input Current Limit on ILIM

For safe operation, the device has an additional hardware pin on ILIM to limit maximum input current on ILIM pin. The input maximum current is set by a resistor from ILIM pin to ground as:

$$I_{\text{INMAX}} = \frac{1V}{R_{\text{ILIM}}} \times K_{\text{LIM}} \tag{2}$$

The actual input current limit is the lower value between ILIM setting and register setting (REG00[2:0]). For example, if the register setting is 111 for , and ILIM has a 316- $\Omega$  resistor to ground for 1.5 A, the input current limit is 1.5 A. ILIM pin can be used to set the input current limit rather than the register settings.

The device regulates ILIM pin at 1 V. If ILIM voltage exceeds 1 V, the device enters input current regulation (Refer to *Dynamic Power Path Management* section).

The voltage on ILIM pin is proportional to the input current. ILIM pin can be used to monitor the input current following 公式 3:

$$I_{1N} = \frac{V_{1L1M}}{1V} \times I_{1NMAX} \tag{3}$$

For example, if ILIM pin sets 2 A, and the ILIM voltage is 0.75 V, the actual input current 1.5 A. If ILIM pin is open, the input current is limited to zero since ILIM voltage floats above 1 V. If ILIM pin is short, the input current limit is set by the register.

#### 8.3.5.2 Thermal Regulation and Thermal Shutdown

During charge operation, the device monitors the internal junction temperature  $T_J$  to avoid overheat the chip and limits the IC surface temperature. When the internal junction temperature exceeds the preset limit (REG06[1:0]), the device lowers down the charge current. The wide thermal regulation range from 60°C to 120°C allows the user to optimize the system thermal performance.

During thermal regulation, the actual charging current is usually below the programmed battery charging current. Therefore, termination is disabled, the safety timer runs at half the clock rate, and the status register REG08[1] goes high.

Additionally, the device has thermal shutdown to turn off the converter. The fault register REG09[5:4] is 10 and an INT is asserted to the host.

#### 8.3.5.3 Voltage and Current Monitoring in Buck Mode

The device closely monitors the input and system voltage, as well as HSFET current for safe buck mode operation.

#### 8.3.5.3.1 Input Over-Voltage (ACOV)

The maximum input voltage for buck mode operation is  $V_{VBUS\_OP}$ . If VBUS voltage exceeds  $V_{ACOV}$ , the device stops switching immediately. During input over voltage (ACOV), the fault register REG09[5:4] will be set to 01. An INT is asserted to the host.

#### 8.3.5.3.2 System Over-Voltage Protection (SYSOVP)

The charger device clamps the system voltage during load transient so that the components connect to system would not be damaged due to high voltage. When SYSOVP is detected, the converter stops immediately to clamp the overshoot.

#### 8.3.5.4 Voltage and Current Monitoring in Boost Mode

The charger device closely monitors the VBUS voltage, as well as HSFET current to ensure safe boost mode operation.

#### 8.3.5.4.1 Over-Current Protection

The charger device closely monitors the RBFET (Q1) and LSFET (Q3) current to ensure safe boost mode operation. During over-current condition,

- 1. If the over-current condition is not severe, the device will operate in hiccup mode for protection. While in hiccup mode cycle, the device turns off RBFET for t<sub>OTG\_OCP\_OFF</sub> (32 ms typical) and turns on RBFET for t<sub>OTG\_OCP\_ON</sub> (260 µs typical) in an attempt to restart. If the over-current condition is removed, the boost converter will maintain the RBFET on state and the VBUS OTG output will operate normally. When over-current condition continues to exist, the device will repeat the hiccup cycle until over-current condition is removed.
- 2. If the over-current condition is severe, the device will shut down the RBFET (Q1) and reset all the registers.

When over-current condition is detected, the fault register bit BOOST\_FAULT (REG09[6]) is set high to indicate fault in boost operation. An INT is asserted to the host.

#### 8.3.5.4.2 VBUS Over-Voltage Protection

When an adapter plugs in during boost mode, the VBUS voltage will rise above regulation target. Once the VBUS voltage exceeds  $V_{OTG\_OVP}$ , the device stops switching and the device exits boost mode. During the overvoltage, the fault register bit BOOST\_FAULT (REG09[6]) is set high to indicate fault in boost operation. An INT is asserted to the host.

#### 8.3.5.4.3 Output Short Protection

In addition, the device monitors BATFET current to provide short protection. The OTG mode is turned off and OTG\_CONFIG bit is cleared when output short is detected. The host can re-enable OTG mode by setting OTG\_CONFIG bit and OTG pin high.

#### 8.3.5.5 Battery Protection

#### 8.3.5.5.1 Battery Over-Voltage Protection (BATOVP)

The battery over-voltage limit is clamped at  $V_{BAT\_OVP}$  (4% nominal) above the battery regulation voltage. When battery over voltage occurs, the charger device immediately disables charge. The fault register REG09[3] goes high and an INT is asserted to the host.

#### 8.3.5.5.2 Battery Short Protection

If the battery voltage falls below  $V_{short}$  (2V typical), the device immediately turns off BATFET to disable the battery charging or supplement mode. 1ms later, the BATFET turns on and charge the battery with 100-mA current. The device does not turn on BATFET to discharge a battery that is below 2.5 V.

#### 8.4 Device Functional Modes

#### 8.4.1 Host Mode and Default Mode

The device is a host controlled device, but it can operate in default mode without host management. In default mode, the device can be used as an autonomous charger with no host or with host in sleep.

#### Device Functional Modes (接下页)

When the charger is in default mode, REG09[7] is HIGH. When the charger is in host mode, REG09[7] is LOW. After power-on-reset, the device starts in watchdog timer expiration state, or default mode. All the registers are in the default settings. The device keeps charging the battery by default with 12-hour fast charging safety timer. At the end of the 12 hours, the charging is stopped and the buck converter continues to operate to supply system load.

Any write command to device transitions the device from default mode to host mode. All the device parameters can be programmed by the host. To keep the device in host mode, the host has to reset the watchdog timer by writing 1 to REG01[6] before the watchdog timer expires (REG05[5:4]), or disable watchdog timer by setting REG05[5:4] = 00.

When the host changes watchdog timer configuration (REG05[5:4]), it is recommended to first disable watchdog by writing 00 to REG05[5:4] and then change the watchdog to new timer values. This ensures the watchdog timer is restarted after new value is written.




图 18. Watchdog Timer Flow Chart

#### 8.4.1.1 Plug in USB100mA Source with Good Battery

When the input source is detected as 100mA USB host, and the battery voltage is above batgood threshold  $(V_{BATGD})$ , the charger device enters HIZ state to meet the battery charging spec requirement.

If the charger device is in host mode, it will stay in HIZ state even after the USB100mA source is removed, and the adapter plugs in. During the HIZ state, REG00[7] is set HIGH and the system load is supplied from battery. It is recommended that the processor host always checks if the charger IC is in HIZ state when it wakes up. The host can write REG00[7] to 0 to exit HIZ state.

If the charger is in default mode, when the DC source is removed, the charger device will get out of HIZ state automatically. When the input source plugs in again, the charger IC runs detection on the input source and update the input current limit.

#### 8.4.1.2 USB Timer When Charging from USB100mA Source

The total charging time in default mode from USB100mA source is limited by a 45-min max timer. At the end of the timer, the device stops the converter and goes to HIZ.



#### 8.5 Programming

#### 8.5.1 Serial Interface

The device uses I<sup>2</sup>C compatible interface for flexible charging parameter programming and instantaneous device status reporting. I<sup>2</sup>C is a bi-directional 2-wire serial interface developed by Philips Semiconductor (now NXP Semiconductors). Only two bus lines are required: a serial data line (SDA) and a serial clock line (SCL). Devices can be considered as masters or slaves when performing data transfers. A master is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a slave.

The device operates as a slave device with address 6BH, receiving control inputs from the master device like micro controller or a digital signal processor. The I<sup>2</sup>C interface supports both standard mode (up to 100 kbits), and fast mode (up to 400 kbits).

Both SDA and SCL are bi-directional lines, connecting to the positive supply voltage via a current source or pull-up resistor. When the bus is free, both lines are HIGH. The SDA and SCL pins are open drain.

#### 8.5.1.1 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. One clock pulse is generated for each data bit transferred.




图 19. Bit Transfer on the I<sup>2</sup>C Bus

#### 8.5.1.2 START and STOP Conditions

All transactions begin with a START (S) and can be terminated by a STOP (P). A HIGH to LOW transition on the SDA line while SCI is HIGH defines a START condition. A LOW to HIGH transition on the SDA line when the SCL is HIGH defines a STOP condition.

START and STOP conditions are always generated by the master. The bus is considered busy after the START condition, and free after the STOP condition.

ZHCSDK7 – APRIL 2015 www.ti.com.cn








图 20. START and STOP Conditions

#### 8.5.1.3 Byte Format

Every byte on the SDA line must be 8 bits long. The number of bytes to be transmitted per transfer is unrestricted. Each byte has to be followed by an Acknowledge bit. Data is transferred with the Most Significant Bit (MSB) first. If a slave cannot receive or transmit another complete byte of data until it has performed some other function, it can hold the clock line SCL low to force the master into a wait state (clock stretching). Data transfer then continues when the slave is ready for another byte of data and release the clock line SCL.




图 21. Data Transfer on the I<sup>2</sup>C Bus

#### 8.5.1.4 Acknowledge (ACK) and Not Acknowledge (NACK)

The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. All clock pulses, including the acknowledge 9<sup>th</sup> clock pulse, are generated by the master.

The transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line LOW and it remains stable LOW during the HIGH period of this clock pulse.

When SDA remains HIGH during the 9th clock pulse, this is the Not Acknowledge signal. The master can then generate either a STOP to abort the transfer or a repeated START to start a new transfer.

#### 8.5.1.5 Slave Address and Data Direction Bit

After the START, a slave address is sent. This address is 7 bits long followed by the eighth bit as a data direction bit (bit R/W). A zero indicates a transmission (WRITE) and a one indicates a request for data (READ).




图 22. Complete Data Transfer



Programming (接下页)

#### 8.5.1.5.1 Single Read and Write




图 23. Single Write




图 24. Single Read

If the register address is not defined, the charger IC send back NACK and go back to the idle state.

#### 8.5.1.5.2 Multi-Read and Multi-Write

The charger device supports multi-read and multi-write on REG00 through REG08.




图 25. Multi-Write




图 26. Multi-Read

The fault register REG09 locks the previous fault and only clears it after the register is read. For example, if Charge Safety Timer Expiration fault occurs but recovers later, the fault register REG09 reports the fault when it is read the first time, but returns to normal when it is read the second time. To verify real time fault, the fault register REG09 should be read twice to get the real condition. In addition, the fault register REG09 does not support multi-read or multi-write.

REG09 is a fault register. It keeps all the fault information from last read until the host issues a new read. For example, if there is a TS fault but gets recovered immediately, the host still sees TS fault during the first read. In order to get the fault information at present, the host has to read REG09 for the second time. REG09 does not support multi-read and multi-write.

## TEXAS INSTRUMENTS

### 8.6 Register Map

#### 8.6.1 I<sup>2</sup>C Registers

Address: 6BH. REG00-07 support Read and Write. REG08-0A are Read only.

## 8.6.1.1 Input Source Control Register REG00 [reset = 00110xxx, or 3x]

#### 图 27. Input Source Control Register REG00 Format

7	6	5	4	3	2	1	0
EN_HIZ	VINDPM[3]	VINDPM[2]	VINDPM[1]	VINDPM[0]	IINLIM[2]	IINLIM[1]	IINLIM[0]
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write

#### 表 6. Input Source Control Register REG00 Field Description

BIT	FIELD	TYPE	RESET	DESCRIPTION	NOTE
Bit 7	EN_HIZ	R/W	0	0 – Disable, 1 – Enable	Default: Disable (0)
Input V	oltage Limit				
Bit 6	VINDPM[3]	R/W		640 mV	Offset 3.88 V, Range: 3.88 V - 5.08 V
Bit 5	VINDPM[2]	R/W		320 mV	
Bit 4	VINDPM[1]	R/W	1	160 mV	
Bit 3	VINDPM[0]	R/W		80 mV	
Input C	urrent Limit (Ac	tual input cur	rent limit is th	ne lower of I <sup>2</sup> C and ILIM)	
Bit 2	IINLIM[2]	R/W		000 – 100 mA, 001 – 150 mA,	PSEL = Lo : 3 A (111)
Bit 1	IINLIM[1]	R/W	х	010 – 500 mA,	PSEL = Hi : 100 mA (000) (OTG pin = Lo) or 500 mA (OTG pin = Hi)
Bit 0	IINLIM[0]	R/W	х		1   1   1   1   1   1   1   1   1   1



### 8.6.1.2 Power-On Configuration Register REG01 [reset = 00011011, or 0x1B]

#### 图 28. Power-On Configuration Register REG01 Format

7	6	5	4	3	2	1	0
Register Reset	I <sup>2</sup> C Watchdog Timer Reset	OTG_CONFIG	CHG_CONFIG	SYS_MIN[2]	SYS_MIN[1]	SYS_MIN[0]	BOOST_LIM
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write

#### 表 7. Power-On Configuration Register REG01 Field Description

BIT	FIELD	TYPE	RESET	DESCRIPTION	NOTE
Bit 7	Register Reset	R/W	0	0 – Keep current register setting, 1 – Reset to default	Default: Keep current register setting (0) Note: Register Reset bit does not reset device to default mode
Bit 6	I <sup>2</sup> C Watchdog Timer Reset	R/W	0	0 – Normal ; 1 – Reset	Default: Normal (0) Note: Consecutive I <sup>2</sup> C watchdog timer reset requires minimum 20-µs delay
Charge	r Configuration				
Bit 5	OTG_CONFIG	R/W	0	0 – OTG Disable; 1 – OTG Enable	Default: OTG disable (0) Note: OTG_CONFIG would over-ride Charge Enable Function in CHG_CONFIG
Bit 4	CHG_CONFIG	R/W	1	0- Charge Disable; 1- Charge Enable	Default: Charge Battery (1)
Minimu	m System Voltag	e Limit	•		•
Bit 3	SYS_MIN[2]	R/W	1	0.4 V	Offset: 3.0 V, Range 3.0 V - 3.7 V
Bit 2	SYS_MIN[1]	R/W	0	0.2 V	Default: 3.5 V (101)
Bit 1	SYS_MIN[0]	R/W	1	0.1 V	
Bit 0	BOOST_LIM	R/W	1	0 – 1 A, 1 – 1.5 A	Default: 1.5 A (1)



#### 8.6.1.3 Charge Current Control Register REG02 [reset = 01100000, or 60]

#### 图 29. Charge Current Control Register REG02 Format

7	6	5	4	3	2	1	0
ICHG[5]	ICHG[4]	ICHG[3]	ICHG[2]	ICHG[1]	ICHG[0]	BCOLD	FORCE_20PCT
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write

#### 表 8. Charge Current Control Register REG02 Field Description

BIT	FIELD	TYPE	RESET	DESCRIPTION	NOTE
Fast Cha	arge Current Limit				
Bit 7	ICHG[5]	R/W 0 2048 mA		2048 mA	Offset: 512 mA
Bit 6	ICHG[4]	R/W	1	1024 mA	Range: 512 – 3008 mA (000000 – 100111)
Bit 5	ICHG[3]	R/W	1	512 mA	Default: 2048 mA (011000)
Bit 4	ICHG[2]	R/W			Note: ICHG higher than 3008mA is
Bit 3	ICHG[1]	R/W	0	128 mA	not supported
Bit 2	ICHG[0]	R/W	0	64 mA	
Bit 1	BCOLD	R/W	0	Set Boost Mode temperature monitor threshold voltage to disable boost mode $0 - V_{bcold0}$ (Typ. 76% of REGN or -10°C w/ 103AT thermistor ) $1 - V_{bcold1}$ (Typ. 79% of REGN or -20°C w/ 103AT thermistor)	Default: V <sub>bcold0</sub> (0)
Bit 0	FORCE_20PCT	R/W	0	0 – ICHG as Fast Charge Current (REG02[7:2]) and IPRECH as Pre-Charge Current (REG03[7:4]) programmed 1 – ICHG as 20% Fast Charge Current (REG02[7:2]) and IPRECH as 50% Pre-Charge Current (REG03[7:4]) programmed	Default: ICHG as Fast Charge Current (REG02[7:2]) and IPRECH as Pre-Charge Current (REG03[7:4]) programmed (0)

#### 8.6.1.4 Pre-Charge/Termination Current Control Register REG03 [reset = 00010001, or 0x11]

#### 图 30. Pre-Charge/Termination Current Control Register REG03 Format

7	6	5	4	3	2	1	0
IPRECHG[3]	IPRECHG[2]	IPRECHG[1]	IPRECHG[0]	Reserved	ITERM[2]	ITERM[1]	ITERM[0]
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write

#### 表 9. Pre-Charge/Termination Current Control Register REG03 Field Description

BIT	FIELD	TYPE	RESET	DESCRIPTION	NOTE				
Pre-Ch	Pre-Charge Current Limit								
Bit 7	IPRECHG[3]	R/W	0	0000: 128 mA; 0001: 128 mA; 0010:	Offset: 128 mA,				
Bit 6	IPRECHG[2]	R/W	0	256 mA; 0011: 384 mA - 0100: 512 mA; 0101: 768 mA; 0110:	Range: 128 mA – 2048 mA				
Bit 5	IPRECHG[1]	R/W	0	896 mA; 0111: 1024 mA	Default: 128 mA (0001)				
Bit 4	IPRECHG[0]	R/W	1	1000: 1152 mA; 1001: 1280 mA; 1010: 1408 mA; 1011: 1536 mA 1100: 1664 mA; 1101: 1792 mA; 1110: 1920 mA; 1111: 2048 mA					
Bit 3	Reserved	R/W	0	0 - Reserved					
Termina	ation Current Lim	it							
Bit 2	ITERM[2]	R/W	0	512 mA	Offset: 128 mA				
Bit 1	ITERM[1]	R/W	0	256 mA	Range: 128 mA – 1024 mA				
Bit 0	ITERM[0]	R/W	1	128 mA	Default: 256 mA (001)				



## 8.6.1.5 Charge Voltage Control Register REG04 [reset = 10110010, or 0xB2]

#### 图 31. Charge Voltage Control Register REG04 Format

7	6	5	4	3	2	1	0
VREG[5]	VREG[4]	VREG[3]	VREG[2]	VREG[1]	VREG[0]	BATLOWV	VRECHG
R/W	R/W						

LEGEND: R/W = Read/Write

#### 表 10. Charge Voltage Control Register REG04 Field Description

BIT	FIELD	TYPE	RESET	DESCRIPTION	NOTE			
Charge	Voltage Limit							
Bit 7	VREG[5]	R/W	1	512 mV	Offset: 3.504 V			
Bit 6	VREG[4]	R/W	0	256 mV	Range: 3.504 V – 4.400 V			
Bit 5	VREG[3]	R/W	1	128 mV	Default: 4.208 V			
Bit 4	VREG[2]	R/W	1	64 mV				
Bit 3	VREG[1]	R/W	1	32 mV				
Bit 2	VREG[0]	R/W	1	16 mV				
Bit 1	BATLOWV	R/W	1	0 – 2.8 V, 1 – 3.0 V	Default: 3.0 V (1) (pre-charge to fast charge)			
Battery	Battery Recharge Threshold (below battery regulation voltage)							
Bit 0	VRECHG	R/W	0	0 – 100 mV, 1 – 300 mV	Default: 100 mV (0)			

#### 8.6.1.6 Charge Termination/Timer Control Register REG05 [reset = 11011100, or 0xDC]

#### 图 32. Charge Termination/Timer Control Register REG05 Format

7	6	5	4	3	2	1	0
EN_TERM	Reserved	WATCHDOG[1]	WATCHDOG[0]	EN_TIMER	CHG_TIMER[1]	CHG_TIMER[0]	Reserved
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write

#### 表 11. Charge Termination/Timer Control Register REG05 Field Description

BIT	FIELD	TYPE	RESET	DESCRIPTION	NOTE				
Chargii	ng Termination En	able							
Bit 7	EN_TERM	R/W	1	0 - Disable, 1 - Enable	Default: Enable termination (1)				
Bit 6	BATFET_RST_ EN	- R/W 1		0 – Disable, 1 – Enable	Default: Enable (1) This bit will only be reset to default value upon power-on-reset and soft reset (i.e. REG01[7]).				
I2C Wa	I2C Watchdog Timer Setting								
Bit 5	WATCHDOG[1]	R/W	0	00 - Disable timer, 01 - 40 s, 10 -	Default: 40 s (01)				
Bit 4	WATCHDOG[0]	R/W	1	80 s, 11 – 160 s					
Chargii	ng Safety Timer Er	nable							
Bit 3	EN_TIMER	R/W	1	0 – Disable, 1 – Enable	Default: Enable (1)				
Fast Cl	narge Timer Setting	g							
Bit 2	CHG_TIMER[1]	R/W	0	00 – 5 hrs, 01 – 8 hrs, 10 – 12 hrs,	Default: 12 hrs (10)				
Bit 1	CHG_TIMER[0]	R/W	1	11 – 20 hrs	(See Charging Safety Timer for details)				
Bit 0	Reserved	R/W	0	0 - Reserved					



### 8.6.1.7 Boost Voltage/Thermal Regulation Control Register REG06 [reset = 01110011, or 0x73]

#### 图 33. Boost Voltage/Thermal Regulation Control Register REG06 Format

7	6	5	4	3	2	1	0
BOOSTV[3]	BOOSTV[2]	BOOSTV[1]	BOOSTV[0]	BHOT[1]	BHOT[0]	TREG[1]	TREG[0]
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write

#### 表 12. Boost Voltage/Thermal Regulation Control Register REG06 Field Description

BIT	FIELD	TYPE	RESET	DESCRIPTION	NOTE				
Bit 7	BOOSTV[3]	R/W		512 mV	Offset: 4.55 V				
Bit 6	BOOSTV[2]	R/W		256 mV	Range: 4.55 V – 5.51 V Default:4.998 V (0111)				
Bit 5	BOOSTV[1]	R/W		128 mV	Delault.4.330 V (0111)				
Bit 4	BOOSTV[0]	R/W		64 mV					
Bit 3	BHOT[1]	R/W	0	Set Boost Mode temperature monitor	Default: V <sub>bhot1</sub> (00)				
Bit 2	внот[о]	R/W	0	threshold voltage to disable boost mode  Voltage to disable boost mode  00 - V <sub>bhot1</sub> (33% of REGN or 55°C w/ 103AT thermistor)  01 - V <sub>bhot0</sub> (36% of REGN or 60°C w/ 103AT thermistor)  10 - V <sub>bhot2</sub> (30% of REGN or 65°C w/ 103AT thermistor)  11 - Disable boost mode thermal protection.	Note: For BHOT[1:0] = 11, boost mode operates without temperature monitor and the NTC_FAULT is generated based on V <sub>bhot1</sub> threshold				
Thermal Re	Thermal Regulation Threshold								
Bit 1	TREG[1]	R/W	1	00 - 60°C, 01 - 80°C, 10 - 100°C,	Default: 120°C (11)				
Bit 0	TREG[0]	R/W	1	11 – 120°C					



## 8.6.1.8 Misc Operation Control Register REG07 [reset = 01001011, or 4B]

#### 图 34. Misc Operation Control Register REG07 Format

7	6	5	4	3	2	1	0
DPDM_EN	TMR2X_EN	BATFET_Disable	Reserved	Reserved	Reserved	INT_MASK[1]	INT_MASK[0]
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write

#### 表 13. Misc Operation Control Register REG07 Field Description

BIT	FIELD	TYPE	RESET	DESCRIPTION	NOTE					
Force D	Force DPDM detection									
Bit 7	DPDM_EN	R/W	0	0 – Not in Force detection; 1 – Force detection when VBUS power is presence	Default: Not in Force detection (0), Back to 0 after detection complete					
Safety 7	Timer Setting during	Input DPM a	and Thermal I	Regulation						
Bit 6	TMR2X_EN	R/W	1	0 – Safety timer not slowed by 2X during input DPM or thermal regulation, 1 – Safety timer slowed by 2X during input DPM or thermal regulation	Default: Safety timer slowed by 2X (1)					
Force E	BATFET Off									
Bit 5	BATFET_Disable	R/W	0	0 – Allow BATFET (Q4) turn on, 1 – Turn off BATFET (Q4) after 7 s - 11 s	Default: Allow BATFET (Q4) turn on(0)					
Bit 4	Reserved	R/W	0	0 - Reserved						
Bit 3	Reserved	R/W	1	1 - Reserved						
Bit 2	Reserved	R/W	0	0 - Reserved						
Bit 1	INT_MASK[1]	R/W	1	0 – No INT during CHRG_FAULT, 1 – INT on CHRG_FAULT	Default: INT on CHRG_FAULT (1)					
Bit 0	INT_MASK[0]	R/W	1	0 – No INT during BAT_FAULT, 1 – INT on BAT_FAULT	Default: INT on BAT_FAULT (1)					

#### 8.6.1.9 System Status Register REG08

#### 图 35. System Status Register REG08 Format

7	6	5	4	3	2	1	0
VBUS_STAT[1]	VBUS_STAT[0]	CHRG_STAT[1]	CHRG_STAT[0]	DPM_STAT	PG_STAT	THERM_STAT	VSYS_STAT
R	R	R	R	R	R	R	R

LEGEND: R = Read only

#### 表 14. System Status Register REG08 Field Description

BIT	FIELD	TYPE	DESCRIPTION	
Bit 7	VBUS_STAT[1]	R	00 – Unknown (no input, or DPDM detection incomplete), 01 – USB host, 10 – Adapter port, 11 –	
Bit 6	VBUS_STAT[0]	R	OTG	
Bit 5	CHRG_STAT[1]	R	00 – Not Charging, 01 – Pre-charge ( <v<sub>BATLOWV), 10 – Fast Charging, 11 – Charge Termination Done</v<sub>	
Bit 4	CHRG_STAT[0]	R		
Bit 3	DPM_STAT	R	0 – Not DPM, 1 – VINDPM or IINDPM	
Bit 2	PG_STAT	R	0 – Not Power Good, 1 – Power Good	
Bit 1	THERM_STAT	R	0 – Normal, 1 – In Thermal Regulation	
Bit 0	VSYS_STAT	R	0 - Not in VSYSMIN regulation (BAT > VSYSMIN), 1 - In VSYSMIN regulation (BAT < VSYSMIN)	

## **STRUMENTS**

#### 8.6.1.10 New Fault Register REG09

#### 图 36. New Fault Register REG09 Format

7	6	5	4	3	2	1	0
WATCHDOG _FAULT	OTG_FAULT	CHRG_FAULT[1]	CHRG_FAULT[0]	BAT_FAULT	Reserved	NTC_FAULT[1]	NTC_FAULT[0]
R	R	R	R	R	R	R	R

LEGEND: R = Read only

### 表 15. New Fault Register REG09 Field Description (1)(2)(3)

BIT	FIELD	TYPE	DESCRIPTION
Bit 7	WATCHDOG_FAULT	R	0 – Normal, 1- Watchdog timer expiration
Bit 6	OTG_FAULT	R	0 – Normal, 1 – VBUS overloaded in OTG, or VBUS OVP, or battery is too low (any conditions that cannot start boost function)
Bit 5	CHRG_FAULT[1]	R	00 - Normal, 01 - Input fault (OVP or bad source), 10 - Thermal shutdown,
Bit 4	CHRG_FAULT[0]	R	11 – Charge Timer Expiration
Bit 3	BAT_FAULT	R	0 - Normal, 1 - Battery OVP
Bit 2	Reserved	R	Reserved – 0
Bit 1	NTC_FAULT[1]	R	0-Normal 1–Cold Note: Cold temperature threshold is different based on device operates in buck or boost mode
Bit 0	NTC_FAULT[0]	R	0-Normal 1-Hot Note: Hot temperature threshold is different based on device operates in buck or boost mode

- REG09 only supports single byte  $I^2C$  read. All register bits in REG09 are latched fault. First time read of REG09 clears the previous fault and second read updates fault register to any fault that still presents.
- When adapter is unplugged, input fault (bad source) in CHRG\_FAULT bits[5:4] is set to 01 once.

#### 8.6.1.11 Vender / Part / Revision Status Register REG0A

#### 图 37. Vender / Part / Revision Status Register REG0A Format

7	6	5	4	3	2	1	0
PN[2]	PN[1]	PN[0]	Reserved	Reserved	Rev[2]	Rev[1]	Rev[0]
R	R	R	R	R	R	R	R

LEGEND: R = Read only

#### 表 16. Vender / Part / Revision Status Register REG0A Field Description

BIT	FIELD	TYPE	DESCRIPTION	
Bit 7	PN[2]	R	001 (bq24298)	
Bit 6	PN[1]	R		
Bit 5	PN[0]	R		
Bit 4	Reserved	R	0 – Reserved	
Bit 3	Reserved	R	- Reserved	
Bit 2	System reset ID	R	1 – System reset (bq24298).	
Bit 1	Rev[1]	R	00	
Bit 0	Rev[0]	R		



www.ti.com.cn

# 9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

A typical application consists of the device configured as an I<sup>2</sup>C controlled power path management device and a single cell Li-lon battery charger for single cell Li-lon and Li-polymer batteries used in a wide range of tablets and other portable devices. It integrates an input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and BATFET (Q4) between the system and battery. The device also integrates a bootstrap diode for the high-side gate drive.

#### 9.2 Typical Application




图 38. bq24298 with PSEL from PHY, Charging from SDP/DCP, and Optional BATFET Enable Interface

#### 9.2.1 Design Requirements

表 17. Design Requirements

DESIGN PARAMATER	EXAMPLE VALUE
Input voltage range	3.9 V to 6.2 V
Input current limit	3000 mA
Fast charge current	3000 mA
Boost mode output current	1.5 A

## TEXAS INSTRUMENTS

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Inductor Selection

The device has 1.5-MHz switching frequency to allow the use of small inductor and capacitor values. The Inductor saturation current should be higher than the charging current (I<sub>CHG</sub>) plus half the ripple current (I<sub>RIPPLE</sub>):

$$I_{SAT} \ge I_{CHG} + (1/2) I_{RIPPLE}$$
 (4)

The inductor ripple current depends on input voltage (VBUS), duty cycle (D =  $V_{BAT}/V_{VBUS}$ ), switching frequency (fs) and inductance (L):

$$I_{RIPPLE} = \frac{V_{IN} \times D \times (1 - D)}{f \times L}$$
(5)

The maximum inductor ripple current happens with D = 0.5 or close to 0.5. Usually inductor ripple is designed in the range of (20 - 40%) maximum charging current as a trade-off between inductor size and efficiency for a practical design.

#### 9.2.2.2 Input Capacitor

Input capacitor should have enough ripple current rating to absorb input switching ripple current. The worst case RMS ripple current is half of the charging current when duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current I<sub>CIN</sub> occurs where the duty cycle is closest to 50% and can be estimated by the following equation:

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)}$$
(6)

For best performance, VBUS should be decouple to PGND with 1-µF capacitance. The remaining input capacitor should be place on PMID.

Low ESR ceramic capacitor such as X7R or X5R is preferred for input decoupling capacitor and should be placed to the drain of the high side MOSFET and source of the low side MOSFET as close as possible. Voltage rating of the capacitor must be higher than normal input voltage level. 25-V rating or higher capacitor is preferred for 15-V input voltage. 22-µF capacitance is suggested for typical of 3-A to 4-A charging current.

#### 9.2.2.3 Output Capacitor

Output capacitor also should have enough ripple current rating to absorb output switching ripple current. The output capacitor RMS current I<sub>COUT</sub> is given:

$$I_{COUT} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE}$$
(7)

The output capacitor voltage ripple can be calculated as follows:

$$\Delta V_{O} = \frac{V_{OUT}}{8LCfs^{2}} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$
(8)


At certain input/output voltage and switching frequency, the voltage ripple can be reduced by increasing the output filter LC.

The charger device has internal loop compensator. To get good loop stability, the resonant frequency of the output inductor and output capacitor should be designed between 15 kHz and 25 kHz. The preferred ceramic capacitor is 6 V or higher rating, X7R or X5R.




www.ti.com.cn

# 9.2.3 Application Performance Plots



ZHCSDK7 – APRIL 2015 www.ti.com.cn







www.ti.com.cn

10 Power Supply Recommendations

In order to provide an output voltage on SYS, the bq24298 require a power supply between 3.9 V and 6.2 V input with at least 100-mA current rating connected to  $V_{BUS}$ ; or, a single-cell Li-lon battery with voltage >  $V_{BATUVLO}$  connected to BAT. The source current rating needs to be at least 3 A in order for the buck converter of the charger to provide maximum output power to SYS.

# 11 Layout

## 11.1 Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high frequency current path loop (see \$\exists 48\$) is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Here is a PCB layout priority list for proper layout. Layout PCB according to this specific order is essential.

- 1. Place input capacitor as close as possible to PMID pin and GND pin connections and use shortest copper trace connection or GND plane.
- 2. Place inductor input pin to SW pin as close as possible. Minimize the copper area of this trace to lower electrical and magnetic field radiation but make the trace wide enough to carry the charging current. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other trace or plane.
- 3. Put output capacitor near to the inductor and the IC. Ground connections need to be tied to the IC ground with a short copper trace connection or GND plane.
- 4. Route analog ground separately from power ground. Connect analog ground and connect power ground separately. Connect analog ground and power ground together using thermal pad as the single ground connection point. Or using a  $0\Omega$  resistor to tie analog ground to power ground.
- 5. Use single ground connection to tie charger power ground to charger analog ground. Just beneath the IC. Use ground copper pour but avoid power pins to reduce inductive and capacitive noise coupling.
- 6. Decoupling capacitors should be placed next to the IC pins and make trace connection as short as possible.
- 7. It is critical that the exposed thermal pad on the backside of the IC package be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers.
- 8. The via size and number should be enough for a given current path.

See the EVM design for the recommended component placement with trace and via locations. For the WQFN information, refer to SCBA017 and SLUA271.




图 48. High Frequency Current Path

# TEXAS INSTRUMENTS

# 11.2 Layout Example




图 49. Layout Example



## 12 器件和文档支持

#### 12.1 文档支持

www.ti.com.cn

#### 12.1.1 相关文档

《bg24298 EVM (PWR655) 用户指南》(SLUUB62)

《四方扁平无引线逻辑器件封装应用报告》(SCBA017)

《QFN/SON PCB 连接应用报告》(SLUA271)

#### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided AS IS by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

## 12.5 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

## 13 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ24298RTWR	ACTIVE	WQFN	RTW	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ24298	Samples
BQ24298RTWT	ACTIVE	WQFN	RTW	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ24298	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

4 x 4, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-Leads (QFN) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Falls within JEDEC MO-220.



# RTW (S-PWQFN-N24)

# PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View
Exposed Thermal Pad Dimensions


4206249-5/P 05/15

NOTES: A. All linear dimensions are in millimeters



# RTW (S-PWQFN-N24)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司