







BQ25600, BQ25600D

ZHCSGO5B - JUNE 2017 - REVISED MARCH 2022

BQ25600 and BQ25600D 用于高输入电压和 NVDC 电源路径管理的 I²C 控制型 单节电池 3.0A 降压电池充电器

1 特性

- 高效 1.5 MHz 同步开关模式降压充电器
 - 在 2A 电流 (5V 输入) 下具有 92% 的充电效率
 - 针对 USB 电压输入 (5V) 进行了优化
 - 用于轻负载运行的可选低功耗脉冲频率调制 (PFM) 模式
- 支持 USB On-The-Go (OTG)
 - 具有高达 1.2A 输出的升压转换器
 - 在 1A 输出下具有 92% 的升压效率
 - 精确的恒定电流 (CC) 限制
 - 高达 500uF 容性负载的软启动
 - 输出短路保护
 - 低功耗 PFM 模式,适合轻载运行
- 单个输入,支持 USB 输入和高电压适配器
 - 支持 3.9V 至 13.5V 输入电压范围,绝对最大输 入电压额定值为 22V
 - 可编程输入电流限制 (100 mA 至 3.2A,分辨率 为 100 mA), 支持 USB 2.0、USB 3.0 标准和 高压适配器 (IINDPM)
 - 通过高达 5.4V 的输入电压限制 (VINDPM) 进行 最大功率跟踪
 - VINDPM 阈值自动跟踪电池电压
 - 自动检测 USB SDP、DCP 以及非标准适配器
- 高电池放电效率,电池放电 MOSFET 为 19.5 m Ω
- 窄 VDC (NVDC) 电源路径管理
 - 无需电池或深度放电的电池即可瞬时启动
 - 电池充电模式下实现理想二极管运行
- BATFET 控制,支持运输模式、唤醒和完全系统复
- 灵活的自主和 I^2C 模式,可实现最优系统性能
- 高集成度,包括所有 MOSFET、电流感测和环路补

- 17µA 低电池泄漏电流
- 高精度
 - 充电电压调节范围为 ±0.5%
 - 1.38A 充电电流调节范围为 ±6%
 - 0.9A 输入电流调节范围为 ±10%
 - 用于快速充电的远程电池感应

2 应用

- 智能手机
- 手机附件
- 医疗设备


3 说明

BQ25600 and BQ25600D 是高度集成的 3.0A 开关模 式电池充电管理和系统电源路径管理器件,适用于单节 锂离子和锂聚合物电池。其低阻抗电源路径对开关模式 运行效率进行了优化、缩短了电池充电时间并延长了放 电阶段的电池使用寿命。具有充电和系统设置的 I2C 串 行接口使得此器件成为一种真正灵活的解决方案。

器件信息

ļ	器件型号	封装 ⁽¹⁾	封装尺寸(标称值)
BQ256	600	WCSP (30)	2.00mm × 2.40mm
BQ256	000D	(30)	2.0011111 ^ 2.4011111

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



简化版应用



Table of Contents

1 特性	1	8.5 Programming	33
2 应用		8.6 Register Maps	36
- /		9 Application and Implementation	
4 Revision History		9.1 Application Information	47
5 说明(续)		9.2 Typical Application	48
6 Pin Configuration and Functions		10 Power Supply Recommendations	55
7 Specifications		11 Layout	<mark>5</mark> 6
7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	56
7.2 ESD Ratings		11.2 Layout Example	56
7.3 Recommended Operating Conditions		12 Device and Documentation Support	57
7.4 Thermal Information		12.1 Device Support	57
7.5 Electrical Characteristics		12.2 接收文档更新通知	57
7.6 Timing Requirements		12.3 支持资源	
7.7 Typical Characteristics		12.4 Trademarks	
8 Detailed Description		12.5 Electrostatic Discharge Caution	<mark>5</mark> 7
8.1 Overview		12.6 术语表	<u>5</u> 7
8.2 Functional Block Diagram		13 Mechanical, Packaging, and Orderable	
8.3 Feature Description		Information	58
8.4 Device Functional Modes			

4 Revision History

注:以前版本的页码可能与当前版本的页码不同

C	nanges from Revision A (August 2017) to Revision B (March 2022)	Page
•	删除了整个数据表中的 WEBENCH	1
•	Deleted V _{REGN} MAX values in Electrical Characteristics table	9
•	Added last sentence to † 8.3.3.5	
•	Changed 图 8-3	25
•	Changed 图 8-4	25
•	Added 图 8-5	25
•	Changed 图 8-6	26
•	Added 节 8.4	29
•	Changed 图 8-7	
•	Changed description of exiting shipping mode from QON pin	31
•	Added 节 8.5	
•	Changed BQ25600 010 to 011 in Description in 表 8-15	
•	Deleted PG pin in 图 9-2	
•	Added 表 9-1	49
С	nanges from Revision * (June 2017) to Revision A (August 2017)	Page
•	更改了数据表标题	
•	从节 1 中删除了"200 nS 快速关闭"	1
•	更改了简化版应用原理图	1
•	Deleted ACDRV pin references from Pin Functions table	5
•	Changed VAC pin description in Pin Functions table	5
•	Changed ACDRV pin references to "NC" in # 6 section	5
•	Deleted ACDRV pin references from † 7.1 table	8
•	Added Input supply current specification (I _{VACVBUS_HIZ}) in Electrical Characteristics table	9
•	Changed 节 8.2	19
	Changed Power Up from Input Source section	



www.ti.com.cn

•	Deleted Power Up OVPFET section	20
	Deleted OVPFET Startup Control timing illustration	
	Added subsection explaining D+/D - detection	
	Changed Input Overvoltage (ACOV) section	
	Changed Power Path Management Application schematic	
	Changed BQ25600D Applications Diagram schematic	
	g	

5 说明(续)

BQ25600 and BQ25600D 支持高输入电压和快速充电功能,适用于各类智能手机、平板电脑和便携式设备。其输入电压和电流调节以及电池远程感应可以为电池提供最大的充电功率。它还集成了一个自举二极管以进行高侧栅极驱动,从而简化了系统设计。具有充电和系统设置的 I²C 串行接口使得此器件成为一个真正灵活的解决方案。

该器件支持多种输入源,包括标准 USB 主机端口、USB 充电端口以及兼容 USB 的高电压适配器。该器件根据内置 USB 接口设置默认输入电流限值。为了设置默认输入电流限值,该器件使用内置 USB 接口或者从系统检测电路(如 USB PHY 器件)中获取结果。该器件符合 USB 2.0 和 USB 3.0 电源规范,具有输入电流和电压调节功能。该器件还具有高达 1.2 A 的恒定电流限制能力,能够为 VBUS 提供 5.15V 的电压,符合 USB On-the-Go (OTG) 运行功率额定值规格。

电源路径管理将系统电压调节至稍高于电池电压的水平,但是不会下降至 3.5V 最小系统电压(可编程)以下。借助于这个特性,即使在电池电量完全耗尽或者电池被拆除时,系统也能保持运行。当达到输入电流限值或电压限值时,电源路径管理技术自动将充电电流减至 0。随着系统负载持续增加,电源路径将使电池放电,直到满足系统电源需求。这种补充模式可防止输入源过载。

此器件无需软件控制即可启动并完成一个充电周期。它可感测电池电压并分三个阶段为电池充电:预充电、恒定电流和恒定电压。在充电周期结束时,当充电电流低于预设限值并且电池电压高于再充电阈值时,充电器自动终止。如果充满电的电池降至再充电阈值以下,则充电器自动开启另一个充电周期。

此充电器提供针对电池充电和系统运行的多种安全特性,其中包括电池负温度系数热敏电阻监视、充电安全性计时器和过压/过流保护。当结温超过 110°C(可编程)时,热调节会使充电电流减小。STAT 输出报告充电状态和任何故障状况。其他安全特性包括针对充电和升压模式的电池温度感应、热调节和热关断以及输入 UVLO 和过压保护。VBUS_GD 位指示电源是否正常。当故障发生时,INT 输出会立即通知主机。

该器件还提供用于 BATFET 使能和复位控制的 QON 引脚,用以退出低功耗运输模式或完全系统复位功能。

该器件系列采用 30 焊球 2.0mm × 2.4mm WCSP 封装。



6 Pin Configuration and Functions




图 6-1. BQ25600 YFF Package 30-Pin WCSP Top View




图 6-2. BQ25600D YFF Package 30-Pin WCSP Top View



表 6-1. Pin Functions

NAME BQ25600 BQ25600D WCSP WCSP				12 0-	1. PIN FUNCTIONS	
NAME WCSP WCSP C C C C C C C C C		PIN				
BATSNS F3 F3 AIO Battery connection point to the positive terminal of the battery pack. The internal current sensing resistor is connected between SYS and BAT. Connect at 10 µF c to the BAT pin. BATSNS F3 F3 AIO Battery voltage sensing pin for charge current regulation. In order to minimize the parasitic trace resistance during charging, BATSNS pin is connected to the actubattery pack as close as possible. BTST C3 C3 P PWM high side driver positive supply. Internally, the BTST is connected to the crop of the boost-strap diode. Connect the 0.047 - µF boostistary capacitor from SW to CE E3 E3 DI Charge enable pin. When this pin is driver low, battery charging is enabled. D+ C5 AIO Charge enable pin. When this pin is driver low, battery charging is enabled. D- C5 AIO Charge enable pin. When this pin is driver low, battery charging is enabled. Positive line of the USB data line pair. D+/D - based USB host/charging port defection in GL1.2. AIO Negative line of the USB data line pair. D+/D - based USB host/charging port defection. The detection includes data contact detection (DCD), primary and sec detection in BC1.2. GND A1 A1 A1 P Ground INT F4 F4 F4 DO The INT pin sends active low, 256-µs pulse to host to report charger device stat fault. NC B5 B5 No connection. This pin must be floating. Open-drain active low power good indicator. Connect to the pull up rail through 10 charger device stat fault. PGD DO Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain HSFET. Colven the total input capacitance, put 1 µ F on VBUS to GND, and the capacitance on PMID to GND. POWER sources election input. High indicates 500 mA input current limit. Low indicates a good input source if the input voltage is between UV.4 (ACOV, above SLEEP mode threshold, and current limit. Low indicates the pattern of the pull up rail through 10 capacitance on PMID to GND. POWER sources election input. High indicates 500 mA input current limit. Low indicates a good input current limit. Once the device gets into host	NAME			TYPE ⁽¹⁾	DESCRIPTION	
BAT D1 D1 P1 E1 E1 E1 P Battery connection point to the positive terminal of the battery pack. The internal current sensing resistor is connected between SYS and BAT. Connect a 10 µF c to the BAT pin. BATSNS F3 F3 AIO Battery voltage sensing pin for charge current regulation, in order to minimize the parasitic trace resistance during charging, BATSNS pin is connected to the actual battery pack as close as possible. BTST C3 C3 P PVM high side driver positive supply, internally, the BTST is connected to the actual battery pack as close as possible. BTST C5 E E3 E3 D1 Charge enable pin. When this pin is driven low, battery charging is enabled. CE E AIO Charge enable pin. When this pin is driven low, battery charging is enabled. D+ C5 AIO Negative line of the USB data line pair. D+/D - based USB host/charging port detection includes data contact detection (DCD), primary and secondary dein BC1.2. D- D5 AIO Negative line of the USB data line pair. D+/D - based USB host/charging port detection. The detection includes data contact detection (DCD), primary and secondary dein BC1.2. GND A1 A1 A1 P Ground		WCSP	WCSP			
E1 E1 F1 F1 F1 BATSNS F3 F3 AIO Battery voltage sensing pin for charge current regulation. In order to minimize th the BAT pin. BATSNS F3 F3 AIO Battery voltage sensing pin for charge current regulation. In order to minimize th parasitic trace resistance during charging, BATSNS pin is connected to the actubatery pack as close as possible. BTST C3 C3 P PWM high side driver positive supply. Internally, the BTST is connected to the actubatery pack as close as possible. D+ PWM high side driver positive supply. Internally, the BTST is connected to the conformation of the USB data line pair. D+/D - based USB host/charging port defection includes data contact detection (DCD), primary and secondary detection in BC1.2. D- D5 AIO The detection includes data contact detection (DCD), primary and secondary detection. The detection includes data contact detection (DCD), primary and secondary detection in BC1.2. GND A1 A1 A1 P Ground B1 B1 B1 Ground F4 F4 F4 DO Open-drain interrupt Output. Connect the INT to a logic rail through 10-k \(\Omega \) resistor. The INT pin sends active low, 256-us pulse to host to report charger device staft fault. NC B5 B5 No connection. This pin must be floating. PG D5 — D0 Gendrain active low power good indicator. Connect to the pull up rail through 10-k \(\Omega \) resistor. LOW indicates a good input source if the input voltage is between UVL ACOV, above SLEEP mode threshold, and current limit is above 30 mA. PMID A3 A3 A3 D0 HEFET. Given the total input capacitance, put 1 \(\omega \) For NBUS to GND, and the incapacitance on PMID to GND. PSEL C5 — D1 Power source selection input. High indicates 500 mA input current limit. Low ind 24A input current limit to IINDPM register. BATFET enable/reset control input. When BATFET is in ship mode, a logic low or system control input. When BATFET is in ship mode, a logic low or system control input. When BATFET is in contains an internal pull-up maintain default high logic. PWM ow side driver positive supply output. internally, REGN is c	1	C1	C1			
E1 E1 F1 F1 F1 F1 F1 F1 F1 F1 F1 BATSNS F3 F3 AIO Battery voltage sensing pin for charge current regulation, in order to minimize th parasitic trace resistance during charging, BATSNS pin is connected to the actu battery pack as close as possible. BTST C3 C3 P PWM high side driver positive supply, internally, the BTST is connected to the actu battery pack as close as possible. CE E3 E3 DI Charge enable pin. When this pin is driven low, battery charging is enabled. Charge enable pin. When this pin is driven low, battery charging is enabled. C6 AIO D-Ostitive line of the USB data line pair. D+D - based USB host/charging port de The detection includes data contact detection (DCD), primary and secondary de in BC1.2. AIO D-Ostitive line of the USB data line pair. D+D - based USB host/charging port detection. The detection includes data contact detection (DCD), primary and secondary detection in BC1.2. AIO D-Ostitive line of the USB data line pair. D+D - based USB host/charging port detection in BC1.2. AIO D-Ostitive line of the USB data line pair. D+D - based USB host/charging port detection in BC1.2. GND AI D-Ostitive line of the USB data line pair. D+D - based USB host/charging port detection in BC1.2. GND AIO D-Ostitive line of the USB data line pair. D+D - based USB host/charging port detection in BC1.2. GND AIO D-Ostitive line of the USB data line pair. D+D - based USB host/charging port detection in BC1.2. GND AIO D-Ostitive line of the USB data line pair. D+D - based USB host/charging port detection in BC1.2. GND AIO D-Ostitive line of the USB data line pair. D+D - based USB host/charging port detection in BC1.2. GND AIO D-Ostitive line of the USB data line pair. D+D - based USB host/charging port detection in BC1.2. GND AIO D-Ostitive line of the USB data line pair. D+D - based USB host/charging port detection in BC1.2. GND AIO D-Ostitive line of the USB data line pair. D+D - based USB host/charging port detection in BC1.2. GND AIO D-Ostitive line of the USB data line pair. D+D - based USB ho	RAT	D1	D1	P	, , , , , , , , , , , , , , , , , , , ,	
BATSNS F3 F3 AIO Battery voltage sensing pin for charge current regulation. In order to minimize th parasitic trace resistance during charging, BATSNS pin is connected to the actu battery pack as close as possible. BTST C3 C3 P PWM high side driver positive supply. Internally, the BTST is connected to the actu battery pack as close as possible. CE E3 E3 DI Charge enable pin. When this pin is driven low, battery charging is enabled. D+ C5 AIO Positive line of the USB data line pair. D+/D - based USB host/charging port de The detection includes data contact detection (DCD), primary and secondary de in BC12. Negative line of the USB data line pair. D+/D - based USB host/charging port detection. The detection includes data contact detection (DCD), primary and secondary detection. The detection includes data contact detection (DCD), primary and secondary detection. The detection includes data contact detection (DCD), primary and secondary detection. The detection includes data contact detection (DCD), primary and secondary detection. The detection includes data contact detection (DCD), primary and secondary detection. The detection includes data contact detection (DCD), primary and secondary detection. The detection in BC1.2. GND B1 B1 B1 P Ground F4 F4 P4 DO The INT pin sends active low, 256-µs pulse to host to report charger device stat fault. NC B5 B5 No connection. This pin must be floating. Open drain active low power good indicator. Connect to the pull up rail through resistor. LOW indicates a good input source if the input voltage is between UV.C ACOV, above SLEEP mode threshold, and current limit is above 30 mA. B3 B3 B3 B3 Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain HSFET. Given the total input capacitance, put 1 µ F on VBUS to GND, and the capacitance on PMID to GND. D Power source selection input. High indicates 500 mA input current limit. Low ind 15HPMOSE duration turns on BATFET to grove duration resets SYS (system power) by turning BATFET off for flastFET past		E1	E1	be to the BAT pin. Battery voltage sensing pin for charge current regulation. in order to minimize the parasitic trace resistance during charging, BATSNS pin is connected to the actual battery pack as close as possible. PWM high side driver positive supply. internally, the BTST is connected to the cathode of the boost-strap diode. Connect the 0.047- μ F bootstrap capacitor from SW to BTST. DI Charge enable pin. When this pin is driven low, battery charging is enabled. Positive line of the USB data line pair. D+/D - based USB host/charging port detection. The detection includes data contact detection (DCD), primary and secondary detection in BC1.2. Negative line of the USB data line pair. D+/D - based USB host/charging port detection. The detection. The detection includes data contact detection (DCD), primary and secondary detection in BC1.2. Ground Ground Open-drain interrupt Output. Connect the INT to a logic rail through 10-k Ω resistor. The INT pin sends active low, 256-μs pulse to host to report charger device status and fault. No connection. This pin must be floating. Open drain active low power good indicator. Connect to the pull up rail through 10 k Ω resistor. LOW indicates a good input source if the input voltage is between UVLO and ACOV, above SLEEP mode threshold, and current limit is above 30 mA. Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain of HSFET. Given the total input capacitance, put 1 μ F on VBUS to GND, and the rest capacitance on PMID to GND.		
BATSNS F3 F3 AIO parasitic trace resistance during charging, BATSNS pin is connected to the actubattery pack as close as possible. BTST C3 C3 P PWM high side driver positive supply, internally, the BTST is connected to the cx of the boost-strap diode. Connect the 0.047- μ F bootstrap capacitor from SW to of the boost-strap diode. Connect the 0.047- μ F bootstrap capacitor from SW to of the boost-strap diode. Connect the 0.047- μ F bootstrap capacitor from SW to of the boost-strap diode. Connect the 0.047- μ F bootstrap capacitor from SW to of the obost-strap diode. Connect the 0.047- μ F bootstrap capacitor from SW to of the opposition of the constraint of the capacitor from SW to of the opposition of the capacitor from SW to of the opposition of the capacitor from SW to find the capacitor from SW to of the capacitor from SW to		F1	F1			
Section P	BATSNS	F3	F3	AIO	parasitic trace resistance during charging, BATSNS pin is connected to the actual	
D+ C5 AIO Positive line of the USB data line pair. D+/D - based USB host/charging port de in BC1.2. D- D5 AIO Negative line of the USB data line pair. D+/D - based USB host/charging port de in BC1.2. Negative line of the USB data line pair. D+/D - based USB host/charging port detection. BC1.2. Negative line of the USB data line pair. D+/D - based USB host/charging port detection. The detection includes data contact detection (DCD), primary and sec detection in BC1.2. RND B1 B1 P Ground Note of the INT in detection includes data contact detection (DCD), primary and sec detection in BC1.2. Note of the INT primary and sec detection in BC1.2. Note of the INT primary and sec detection in BC1.2. Note of the INT primary and sec detection in BC1.2. Note of the INT primary and sec detection in BC1.2. Note of the INT primary and sec detection in BC1.2. Note of the INT primary and sec detection in BC1.2. Note of the INT primary and sec detection in BC1.2. Note of the INT primary and sec detection in BC1.2. Open-drain interrupt Output. Connect the INT to a logic rail through 10-kΩ resists and the Intervention of the Intervention in BC1.2. Note of the INT primary and sec detection in BC1.2. Open-drain interrupt Output. Connect to the strip primary and sec detection in BC1.2. Open-drain interrupt Output. Connect to the pull up rail through 10-kΩ resistor. LOW indicates a good input source if the input voltage is between UVL0 ACOV, above SLEEP mode threshold, and current limit is above 30 mA. PMID B3 B3 B3 D0 Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain HSFET. Given the total input capacitance, put 1 μ F on VBUS to GND, and the 10-kSFET (BFET) and the drain HSFET. Given the total input capacitance, put 1 μ F on VBUS to GND, and the 10-kSFET (BFET) and the drain HSFET. SHET INTERVENT In SHIP provides the INTERVENT In SHIP pro	BTST	СЗ	С3	Р	9 1119 21	
D+ C5 AIO The detection includes data contact detection (DCD), primary and secondary de in BC1.2. AIO Negative line of the USB data line pair. D+/D - based USB host/charging port detection. The detection includes data contact detection (DCD), primary and sec detection in BC1.2. AI AI BI BI P Ground F4 F4 DO Open-drain interrupt Output. Connect the INT to a logic rail through 10-k Ω resis The INT pin sends active low, 256-μs pulse to host to report charger device stat fault. NC B5 B5 No connection. This pin must be floating. PG D5 - DO Open drain active low power good indicator. Connect to the pull up rail through 10-k Ω resistor. LOW indicates a good input source if the input voltage is between UVLC ACOV, above SLEEP mode threshold, and current limit is above 30 mA. PMID B3 B3 DO Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain HSFET. Given the total input capacitance, put 1 μ F on VBUS to GND, and the reapacitance on PMID to GND. Power source selection input. High indicates 500 mA input current limit. Low ind 2.4A input current limit to INDPM register. DI 2.4A input current limit to INDPM register. BATEET enable/reset control input. When BATFET is in ship mode, a logic low of t _{SHIPMODE} duration turns on BATFET to exit shipping mode. When VBUS is not plugged - in, a logic low of t _{GNOR} , part (minimum 250 ms) and then re-en BATFET to provide full system power reset. The pin contains an internal pull-up maintain default high logic. PWM low side driver positive supply output. internally, REGN is connected to the anode of the boost-strap diode. Connect a 4.7-μ F (10-V rating) ceramic capacitic apacitic positive supply output. internally ceramic capacitic positive supply output. internally ceramic capacitic positive supply output. internally ceramic capacitic power opensity supply output. internally ceramic capacitic power positive supply output. internally ceramic capacitic power opensity supply output. internally ceramic capacitic power power power power power power power p	CE	E3	E3	DI	Charge enable pin. When this pin is driven low, battery charging is enabled.	
D - D5 AIO detection. The detection includes data contact detection (DCD), primary and sec detection in BC1.2. GND A1 A1 B1 B1 P Ground Dependrain interrupt Output. Connect the INT to a logic rail through 10-kΩ resis The INT pin sends active low, 256-μs pulse to host to report charger device statifault. NC B5 B5 No connection. This pin must be floating. PG D5 - D0 Pondrain active low power good indicator. Connect to the pull up rail through 10-kΩ resistor. LOW indicates a good input source if the input voltage is between UVL ACOV, above SLEEP mode threshold, and current limit is above 30 mA. A3 A3 D0 Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain HSFET. Given the total input capacitance, put 1 μ F on VBUS to GND, and the reapacitance on PMID to GND. POWER SOURCE Selection input. High indicates 500 mA input current limit. Low ind 2.4A input current limit. Once the device gets into host mode, the host can progrid different input current limit to IINDPM register. BATFET enable/reset control input. When BATFET is in ship mode, a logic low of t _{SHIPMODE} duration turns on BATFET to exit shipping mode. When VBUS is not plugged in, a logic low of t _{QON, RST} (minimum 8 s) duration resets SYS (system power) by turning ATFET of the TqaTFET, RST (minimum 8 s) duration resets SYS (system power) by turning ATFET of the TqaTFET, RST (minimum 8 s) duration resets SYS (system power) by turning ATFET of the TqaTFET, RST (minimum 8 s) duration resets SYS (system power) by turning ATFET of the TqaTFET, RST (minimum 8 s) duration resets SYS (system power) by turning ATFET of the TqaTFET, RST (minimum 8 s) duration resets SYS (system power) by turning default high to default high to default high to the traffer RST (minimum 8 s) duration resets SYS (system power) by turning default high to the traffer RST (minimum 8 s) duration resets SYS (system power) by turning default high to the top the traffer RST (minimum 8 s) duration resets SYS (system power) by turning default high top the top turning	D+	_	C5	AIO	The detection includes data contact detection (DCD), primary and secondary detecti in BC1.2.	
B1 B1 B1 B1 DO Open-drain interrupt Output. Connect the INT to a logic rail through 10-k Ω resis The INT pin sends active low, 256-μs pulse to host to report charger device statifault. NC	D -	_	D5	AIO	detection. The detection includes data contact detection (DCD), primary and second detection in BC1.2.	
B1 B1 B1 B1 D0 Open-drain interrupt Output. Connect the INT to a logic rail through 10-k Ω resis The INT pin sends active low, 256-μs pulse to host to report charger device statifault. NC	GND	A1	A1	D	Ground	
INT F4 F4 DO The INT pin sends active low, 256-μs pulse to host to report charger device statifault. NC B5 B5 No connection. This pin must be floating. PG D5 — D0 Open drain active low power good indicator. Connect to the pull up rail through of resistor. LOW indicates a good input source if the input voltage is between UVL0 ACOV, above SLEEP mode threshold, and current limit is above 30 mA. PMID A3 A3 Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain HSFET. Given the total input capacitance, put 1 μ F on VBUS to GND, and the drain capacitance on PMID to GND. PSEL C5 — DI Power source selection input. High indicates 500 mA input current limit. Low ind 2.4A input current limit. Once the device gets into host mode, the host can progradifferent input current limit to IINDPM register. GON D4 D4 BATFET enable/reset control input. When BATFET is in ship mode, a logic low of toolong RST (minimum 8 s) duration resets SYS (system power) by turning BATFET to exit shipping mode. When VBUS is not plugged – in, a logic low of toolong RST (minimum 250 ms) and then re-en BATFET to provide full system power reset. The pin contains an internal pull-up maintain default high logic. REGN C4 C4 P PWM low side driver positive supply output, internally, REGN is connected to the anode of the boost-strap diode. Connect a 4.7- μ F (10-V rating) ceramic capaci	GND	B1	B1	- P	Ground	
PG D5 — D0 Open drain active low power good indicator. Connect to the pull up rail through of resistor. LOW indicates a good input source if the input voltage is between UVLC ACOV, above SLEEP mode threshold, and current limit is above 30 mA. PMID B3 B3 D0 Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain HSFET. Given the total input capacitance, put 1 μ F on VBUS to GND, and the recapacitance on PMID to GND. Power source selection input. High indicates 500 mA input current limit. Low ind 2.4A input current limit. Once the device gets into host mode, the host can progradifferent input current limit to IINDPM register. BATFET enable/reset control input. When BATFET is in ship mode, a logic low of t _{SHIPMODE} duration turns on BATFET to exit shipping mode. When VBUS is not plugged in, a logic low of t _{OON, RST} (minimum 8 s) duration resets SYS (system power) by turning BATFET off for t _{BATFET,RST} (minimum 250 ms) and then re-en BATFET to provide full system power reset. The pin contains an internal pull-up maintain default high logic. PWM low side driver positive supply output. internally, REGN is connected to the anode of the boost-strap diode. Connect a 4.7- μ F (10-V rating) ceramic capacitic positive supply output. internally, REGN is connected to the anode of the boost-strap diode. Connect a 4.7- μ F (10-V rating) ceramic capacitic positive supply output.	INT	F4	F4	DO	The INT pin sends active low, 256-µs pulse to host to report charger device status and	
PG D5 D0 resistor. LOW indicates a good input source if the input voltage is between UVLO ACOV, above SLEEP mode threshold, and current limit is above 30 mA. A3 A3 Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain HSFET. Given the total input capacitance, put 1 μ F on VBUS to GND, and the respective to the drain of the reverse blocking MOSFET (RBFET) and the drain HSFET. Given the total input capacitance, put 1 μ F on VBUS to GND, and the respective to the drain of the reverse blocking MOSFET (RBFET) and the drain HSFET. Given the total input capacitance, put 1 μ F on VBUS to GND, and the respective to the device gets into host mode, and the respective to the device gets into host mode, the host can prograte different input current limit. Once the device gets into host mode, the host can prograte different input current limit to IINDPM register. BATFET enable/reset control input. When BATFET is in ship mode, a logic low of the shipping mode. When VBUS is not plugged – in, a logic low of toon_RST (minimum 8 s) duration resets SYS (system power) by turning BATFET off for the total input current limit. Low ind prograte to the plugged – in, a logic low of total prograte to exit shipping mode. When VBUS is not plugged – in, a logic low of total prograte to exit shipping mode. When VBUS is not plugged – in, a logic low of total prograte to exit shipping mode. When VBUS is not plugged – in, a logic low of total prograte to exit shipping mode. When VBUS is not plugged – in, a logic low of total prograte to exit shipping mode. When VBUS is not plugged – in, a logic low of total prograte to exit shipping mode. When VBUS is not plugged – in, a logic low of total prograte to exit shipping mode. When VBUS is not plugged – in, a logic low of total prograte to exit shipping mode. When VBUS is not plugged – in, a logic low of total prograte to exit shipping mode. When VBUS is not plugged – in, a logic low of total prograte to exit shipping mode. When VBUS is not plugged – in, a logic low of total p	NC	B5	B5		No connection. This pin must be floating.	
PMID B3 B3 B3 B3 B3 B3 B3 B3 B3 B	PG	D5	_	DO	resistor. LOW indicates a good input source if the input voltage is between UVLO and ACOV, above SLEEP mode threshold, and current limit is above 30 mA.	
PSEL C5 DI D4 D4 D4 D4 D4 D6 D7 D7 D8 D8 Capacitance on PMID to GND. Power source selection input. High indicates 500 mA input current limit. Low ind 2.4A input current limit. Once the device gets into host mode, the host can progred different input current limit to IINDPM register. BATFET enable/reset control input. When BATFET is in ship mode, a logic low of t _{SHIPMODE} duration turns on BATFET to exit shipping mode. When VBUS is not plugged – in, a logic low of t _{QON RST} (minimum 8 s) duration resets SYS (system power) by turning BATFET off for t _{BATFET RST} (minimum 250 ms) and then re-en BATFET to provide full system power reset. The pin contains an internal pull-up maintain default high logic. PWM low side driver positive supply output. internally, REGN is connected to the anode of the boost-strap diode. Connect a 4.7- μ F (10-V rating) ceramic capacit		A3	A3		Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain of	
PSEL C5 DI 2.4A input current limit. Once the device gets into host mode, the host can progrid different input current limit to IINDPM register. BATFET enable/reset control input. When BATFET is in ship mode, a logic low of t _{SHIPMODE} duration turns on BATFET to exit shipping mode. When VBUS is not plugged - in, a logic low of t _{QON_RST} (minimum 8 s) duration resets SYS (system power) by turning BATFET off for t _{BATFET_RST} (minimum 250 ms) and then re-en BATFET to provide full system power reset. The pin contains an internal pull-up maintain default high logic. PWM low side driver positive supply output. internally, REGN is connected to the anode of the boost-strap diode. Connect a 4.7- µ F (10-V rating) ceramic capacit	PMID	В3	В3	DO		
D4 D1	PSEL	C5	_	DI	Power source selection input. High indicates 500 mA input current limit. Low indicates 2.4A input current limit. Once the device gets into host mode, the host can program different input current limit to IINDPM register.	
REGN C4 C4 P anode of the boost-strap diode. Connect a 4.7- µ F (10-V rating) ceramic capacit	QON	D4	D4	DI	2.4A input current limit. Once the device gets into host mode, the host can prograt different input current limit to IINDPM register. BATFET enable/reset control input. When BATFET is in ship mode, a logic low of tshipmode duration turns on BATFET to exit shipping mode. When VBUS is not plugged – in, a logic low of toon RST (minimum 8 s) duration resets SYS (system power) by turning BATFET off for tshaffet_RST (minimum 250 ms) and then re-enable BATFET to provide full system power reset. The pin contains an internal pull-up to	
	REGN	C4	C4	Р	PWM low side driver positive supply output. internally, REGN is connected to the anode of the boost-strap diode. Connect a 4.7- µ F (10-V rating) ceramic capacitor from REGN to analog GND. The capacitor should be placed close to the IC.	
SCL F5 F5 DI I ² C interface clock. Connect SCL to the logic rail through a 10-k Ω resistor.	SCL	F5	F5	DI	I^2C interface clock. Connect SCL to the logic rail through a 10-k Ω resistor.	
SDA E4 E4 DIO I ² C interface data. Connect SDA to the logic rail through a 10-k Ω resistor.	SDA	E4	E4	DIO	I^2C interface data. Connect SDA to the logic rail through a 10-k Ω resistor.	
Open-drain interrupt output. Connect the STAT pin to a logic rail via 10-kΩ resist STAT pin indicates charger status. STAT E5 E5 DO Charge in progress: LOW Charge complete or charger in SLEEP mode: HIGH Charge suspend (fault response): Blink at 1Hz	STAT	E5	E5	DO	Open-drain interrupt output. Connect the STAT pin to a logic rail via 10-k Ω resistor. T STAT pin indicates charger status. Charge in progress: LOW Charge complete or charger in SLEEP mode: HIGH	
		A2	A2		Switching node connecting to output inductor. Internally SW is connected to the source	
SW B2 B2 B2 P Of the n-channel HSFET and the drain of the n-channel LSFET. Connect the 0.0 bootstrap capacitor from SW to BTST.	SW	B2	B2	Р	of the n-channel HSFET and the drain of the n-channel LSFET. Connect the 0.047- μ F bootstrap capacitor from SW to BTST.	
C2 C2		C2	C2			
D2 D2 Converter output connection point. The internal current sensing resistor is connection		D2	D2	1 _	Converter output connection point. The internal current sensing resistor is connected	
E2 E2 P Detween SYS and BAT. Connect a 20 μF closely to the SYS pin.	SYS	E2	E2	P		
F2 F2	1	F2	F2	1		

www.ti.com.cn

表 6-1. Pin Functions (continued)

	PIN				
NAME BQ25600 BQ25600D TYPE ⁽¹⁾		TYPE(1)	DESCRIPTION		
NAME	WCSP	WCSP			
Thermal Pad	_	_	Р	Ground reference for the device that is also the thermal pad used to conduct heat from the device. This connection serves two purposes. The first purpose is to provide an electrical ground connection for the device. The second purpose is to provide a low thermal-impedance path from the device die to the PCB. This pad should be tied externally to a ground plane.	
TS	D3	D3	AI	Temperature qualification voltage input to support JEITA profile. Connect a negative temperature coefficient thermistor. Program temperature window with a resistor divider from REGN to TS to GND. Charge suspends when TS pin voltage is out of range. When TS pin is not used, connect a $10\text{-k}\Omega$ resistor from REGN to TS and a $10\text{-k}\Omega$ resistor from TS to GND. It is recommended to use a 103AT-2 thermistor.	
VAC	A5	A5	Al	Input voltage sensing. This pin must be tied to VBUS.	
\/D\\\0	A4	A4	_	Charger input voltage. The internal n-channel reverse block MOSFET (RBFET) is	
VBUS	B4	B4	Р	connected between VBUS and PMID with VBUS on source. Place a 1-uF ceramic capacitor from VBUS to GND and place it as close as possible to IC.	

⁽¹⁾ Al = Analog input, AO = Analog Output, AIO = Analog input Output, DI = Digital input, DO = Digital Output, DIO = Digital input Output,



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Voltage Range (with respect to GND)	VAC	- 2	22	V
Voltage Range (with respect to GND)	VBUS (converter not switching) ⁽²⁾	- 2	22	V
Voltage Range (with respect to GND)	BTST, PMID (converter not switching) ⁽²⁾	- 0.3	22	V
Voltage Range (with respect to GND)	SW	- 2	16	V
Voltage Range (with respect to GND)	BTST to SW	- 0.3	7	V
Voltage Range (with respect to GND)	PSEL	- 0.3	7	V
Voltage Range (with respect to GND)	D+, D -	- 0.3	7	V
Voltage Range (with respect to GND)	BATSNS (converter not switching)	- 0.3	7	V
Voltage Range (with respect to GND)	REGN, TS, CE, PG, BAT, SYS (converter not switching)	- 0.3	7	V
Output Sink Current	STAT		6	mA
Voltage Range (with respect to GND)	SDA, SCL, ĪNT, QON, STAT	- 0.3	7	V
Voltage Range (with respect to GND)	PGND to GND (QFN package only)	- 0.3	0.3	V
Output Sink Current	INT		6	mA
Operating junction temperature,	T _J	- 40	150	°C
Storage temperature, T _{stg}		- 65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±250	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

	<u> </u>				
		MIN	NOM	MAX	UNIT
V _{BUS}	Input voltage	3.9		13.5 ⁽¹⁾	V
I _{in}	Input current (VBUS)			3.25	Α
I _{SWOP}	Output current (SW)			3.25	Α

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

⁽²⁾ VBUS is specified up to 22 V for a maximum of one hour at room temperature

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions (continued)

	-	MIN	NOM	MAX	UNIT
V _{BATOP}	Battery voltage			4.624	V
I _{BATOP}	Fast charging current			3.0	Α
I _{BATOP}	Discharging current (continuous)			6	Α
T _A	Operating ambient temperature	- 40		85	°C

⁽¹⁾ The inherent switching noise voltage spikes should not exceed the absolute maximum voltage rating on either the BTST or SW pins. A tight layout minimizes switching noise.

7.4 Thermal Information

		BQ25600(D)	
	THERMAL METRIC	YFF (DSBGA)	UNIT
		30 Balls	
R _{θ JA}	Junction-to-ambient thermal resistance	58.8	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	0.2	°C/W
R _{θ JB}	Junction-to-board thermal resistance	8.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	8.3	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

7.5 Electrical Characteristics

 $V_{VAC_UVLOZ} < V_{VAC} < V_{VAC_OV}$ and $V_{VAC} > V_{BAT} + V_{SLEEP}$, $T_J = -40^{\circ}C$ to 125°C and $T_J = 25^{\circ}C$ for typical values (unless otherwise noted)

JRRENTS					
Battery discharge current (BAT, SW, SYS) in buck mode	$V_{\rm BAT}$ = 4.5 V, $V_{\rm BUS}$ < $V_{\rm AC\text{-}UVLOZ}$, leakage between BAT and VBUS, $T_{\rm J}$ < 85°C			5	μА
Battery discharge current (BAT) in buck mode	V _{BAT} = 4.5 V, HIZ Mode and OVPFET_DIS = 1 or No VBUS, I2C disabled, BATFET Disabled. T _J < 85°C		17	33	μΑ
Battery discharge current (BAT, SW, SYS)	V _{BAT} = 4.5 V, HIZ Mode and OVPFET_DIS = 1 or No VBUS, I2C Disabled, BATFET Enabled. T _J < 85°C		58	85	μΑ
Input supply current (VAC) in buck mode	V _{VAC} = 5 V, HIZ Mode and OVPFET_DIS = 1, No battery		24	37	μΑ
	V _{VAC} = 12 V, HIZ Mode and OVPFET_DIS = 1, No battery		41	61	μΑ
Input supply current (VAC and VBUS short) in buck mode	V _{VAC} = 5 V, HIZ Mode and OVPFET_DIS = 1, No battery		37	50	μΑ
	V _{VAC} = 12 V, HIZ Mode and OVPFET_DIS = 1, No battery		68	90	μΑ
Input outply outront (VPLIS) in buck	V _{VBUS} = 12 V, V _{VBUS} > V _{VBAT} , converter not switching		1.5	3	mA
mode	V _{VBUS} > VUVLO, V _{VBUS} > V _{VBAT} , converter switching, VBAT = 3.8V, ISYS = 0A		3		mA
Battery discharge current in boost mode	V _{BAT} = 4.2 V, boost mode, I _{VBUS} = 0 A, converter switching		3		mA
	Battery discharge current (BAT) in buck mode Battery discharge current (BAT, SW, SYS) Input supply current (VAC) in buck mode Input supply current (VAC and VBUS short) in buck mode Input supply current (VBUS) in buck mode Battery discharge current in boost	Battery discharge current (BAT, SW, SYS) in buck mode Battery discharge current (BAT) in buck mode Battery discharge current (BAT) in buck mode Battery discharge current (BAT, SW, SYS) Battery discharge current (BAT) in buck mode Vount Sys, HIZ Mode and Over Sys,	Battery discharge current (BAT, SW, SYS) in buck mode Battery discharge current (BAT) in buck mode Battery discharge current (BAT) in buck mode Battery discharge current (BAT, SW, SYS) V _{BAT} = 4.5 V, HIZ Mode and OVPFET_DIS = 1 or No VBUS, I2C Disabled, BATFET Enabled. T _J < 85°C Input supply current (VAC) in buck mode V _{VAC} = 5 V, HIZ Mode and OVPFET_DIS = 1, No battery V _{VAC} = 12 V, HIZ Mode and OVPFET_DIS = 1, No battery V _{VAC} = 12 V, HIZ Mode and OVPFET_DIS = 1, No battery V _{VAC} = 12 V, HIZ Mode and OVPFET_DIS = 1, No battery V _{VAC} = 12 V, HIZ Mode and OVPFET_DIS = 1, No battery V _{VAC} = 12 V, HIZ Mode and OVPFET_DIS = 1, No battery V _{VAC} = 12 V, V _{VBUS} > V _{VBAT} , converter not switching V _{VBUS} > 12 V, V _{VBUS} > V _{VBAT} , converter switching, VBAT = 3.8V, ISYS = 0A Battery discharge current in boost V _{BAT} = 4.2 V, boost mode, I _{VBUS} = 0	Battery discharge current (BAT, SW, SYS) in buck mode Battery discharge current (BAT) in buck mode VBAT = 4.5 V, HIZ Mode and OVPFET_DIS = 1 or No VBUS, I2C disabled, BATFET Disabled. TJ < 85°C VBAT = 4.5 V, HIZ Mode and OVPFET_DIS = 1 or No VBUS, I2C disabled, BATFET DIS = 1 or No VBUS, I2C Disabled, BATFET Enabled. TJ < 85°C VBAT = 4.5 V, HIZ Mode and OVPFET_DIS = 1 or No VBUS, I2C Disabled, BATFET Enabled. TJ < 85°C Input supply current (VAC) in buck mode VVAC = 5 V, HIZ Mode and OVPFET_DIS = 1, No battery VVAC = 12 V, HIZ Mode and OVPFET_DIS = 1, No battery VVAC = 12 V, HIZ Mode and OVPFET_DIS = 1, No battery VVAC = 12 V, HIZ Mode and OVPFET_DIS = 1, No battery VVAC = 12 V, HIZ Mode and OVPFET_DIS = 1, No battery VVAC = 12 V, HIZ Mode and OVPFET_DIS = 1, No battery VVAC = 12 V, HIZ Mode and OVPFET_DIS = 1, No battery VVAC = 12 V, HIZ Mode and OVPFET_DIS = 1, No battery VVBUS = 12 V, VVBUS > VVBAT, converter not switching VVBUS > VVBAT, converter not switching VVBUS > VVBAT, converter switching, VBAT = 3.8V, ISYS = 0A Battery discharge current in boost VBAT = 4.2 V, boost mode, IVBUS = 0	Battery discharge current (BAT, SW, SYS) in buck mode $T_{J} < 85^{\circ}C$ $T_{J} < 85$



 $V_{VAC_UVLOZ} < V_{VAC} < V_{VAC_OV}$ and $V_{VAC} > V_{BAT} + V_{SLEEP}$, $T_J = -40^{\circ}\text{C}$ to 125°C and $T_J = 25^{\circ}\text{C}$ for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{BUS_OP}	VBUS operating range	V _{VBUS} rising	3.9		13.5	V
V _{VAC_UVLOZ}	VAC for active I ² C, no battery Sense VAC pin voltage	V _{VAC} rising		3.3	3.7	V
V _{VAC_UVLOZ_HYS}	I ² C active hysteresis	V _{AC} falling from above V _{VAC_UVLOZ}		300		mV
VAC_PRESENT	REGN turn-on threshold	V _{VAC} rising		3.65	3.9	V
VAC_PRESENT_H		V _{VAC} falling		500		mV
/ _{SLEEP}	Sleep mode falling threshold	$(V_{VAC}$ - V_{VBAT}), $V_{BUSMIN_FALL} \le V_{BAT} \le V_{REG}$, VAC falling	15	60	131	mV
V _{SLEEPZ}	Sleep mode rising threshold	$(V_{VAC}$ - V_{VBAT}), $V_{BUSMIN_FALL} \le V_{BAT} \le V_{REG}$, VAC rising	115	220	340	mV
V _{VAC_OV_RISE}	VAC 6.5-V Overvoltage rising threshold	VAC rising; OVP (REG06[7:6]) = '01'	6.1	6.42	6.75	V
V _{VAC_OV_RISE}	VAC 10.5-V Overvoltage rising threshold	VAC rising, OVP (REG06[7:6]) = '10'	10.35	11	11.5	V
V _{VAC_OV_RISE}	VAC 14-V Overvoltage rising threshold	VAC rising, OVP (REG06[7:6]) = '11'	13.5	14.2	15	V
V _{VAC_OV_HYS}	VAC 6.5-V Overvoltage hysteresis	VAC falling, OVP (REG06[7:6]) = '01'		130		mV
V _{VAC_OV_HYS}	VAC 10.5-V Overvoltage hysteresis	VAC falling, OVP (REG06[7:6]) = '10'		250		mV
VAC_OV_HYS	VAC 14-V Overvoltage hysteresis	VAC falling, OVP (REG06[7:6]) = '11'		300		mV
/ _{BAT_UVLOZ}	BAT for active I ² C, no adapter	V _{BAT} rising	2.5			V
/BAT_DPL_FALL	Battery Depletion Threshold	V _{BAT} falling	2.18		2.62	V
V _{BAT_DPL_RISE}	Battery Depletion Threshold	V _{BAT} rising	2.34		2.86	V
/ _{BAT_DPL_HYST}	Battery Depletion rising hysteresis	V _{BAT} rising		180		mV
BUSMIN_FALL	Bad adapter detection falling threshold	V _{BUS} falling	3.68	3.8	3.9	V
V _{BUSMIN_HYST}	Bad adapter detection hysteresis			180		mV
BADSRC	Bad adapter detection current source	Sink current from VBUS to GND		30		mA
POWER-PATH						
V _{SYS_MIN}	System regulation voltage	V _{VBAT} < SYS_MIN[2:0] = 101, BATFET Disabled (REG07[5] = 1)	3.5	3.68		V
V_{SYS}	System Regulation Voltage	I_{SYS} = 0 A, V_{VBAT} > V_{SYSMIN} , V_{VBAT} = 4.400 V, BATFET disabled (REG07[5] = 1)		V _{BAT} + 50 mV		٧
/ _{SYS_MAX}	Maximum DC system voltage output	I_{SYS} = 0 A, , Q4 off, $V_{VBAT} \le 4.400 \text{ V}$, $V_{VBAT} > V_{SYSMIN}$ = 3.5V	4.4	4.45	4.48	V
RON(RBFET)	Top reverse blocking MOSFET on- resistance between VBUS and PMID - Q1	-40°C ≤ T _A ≤ 125°C		35		mΩ
RON(HSFET)	Top switching MOSFET on- resistance between PMID and SW - Q2	V_{REGN} = 5 V , -40°C \leqslant T _A \leqslant 125°C		55		mΩ
RON(LSFET)	Bottom switching MOSFET on- resistance between SW and GND - Q3	V_{REGN} = 5 V , -40°C \leqslant T _A \leqslant 125°C		60		mΩ
/ _{FWD}	BATFET forward voltage in supplement mode			30		mV

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



 $V_{VAC_UVLOZ} < V_{VAC} < V_{VAC_OV}$ and $V_{VAC} > V_{BAT} + V_{SLEEP}$, $T_J = -40^{\circ}C$ to 125°C and $T_J = 25^{\circ}C$ for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R _{ON(BAT-SYS)}	SYS-BAT MOSFET on-resistance	QFN package, Measured from BAT to SYS, V _{BAT} = 4.2V, T _J = -40 - 125°C		19.5		mΩ
BATTERY CHAP	RGER					
V _{BATREG_RANGE}	Charge voltage program range		3.856		4.624	V
V _{BATREG_STEP}	Charge voltage step			32		mV
V_{BATREG}	Charge voltage setting	VREG (REG04[7:3]) = 4.208 V (01011), V, -40 ≤ T _J ≤ 85°C	4.187	4.208	4.229	V
▼BAIREG	onlarge voltage setting	VREG (REG04[7:3]) = 4.352 V (01111), V, $-40 \leqslant T_J \leqslant 85^{\circ}\text{C}$	4.330	4.352	4.374	V
V _{BATREG_ACC}	Charge voltage setting accuracy	V_{BAT} = 4.208 V or V_{BAT} = 4.352 V, - 40 \leq T _J \leq 85°C	- 0.5%		0.5%	
I _{CHG_REG_RANGE}	Charge current regulation range		0		3000	mA
I _{CHG_REG_STEP}	Charge current regulation step			60		mA
I _{CHG_REG}	Charge current regulation setting	I_{CHG} = 240 mA, V_{VBAT} = 3.1V or V_{VBAT} = 3.8 V	0.214	0.24	0.26	Α
I _{CHG_REG_ACC}	Charge current regulation accuracy	I_{CHG} = 240 mA, V_{VBAT} = 3.1 V or V_{VBAT} = 3.8 V	- 11%		9%	
I _{CHG_REG}	Charge current regulation setting	I_{CHG} = 720 mA, V_{VBAT} = 3.1 V or V_{VBAT} = 3.8 V	0.68	0.720	0.76	Α
I _{CHG_REG}	Charge current regulation accuracy	I_{CHG_REG} = 720 mA, V_{BAT} = 3.1 V or V_{BAT} = 3.8 V	-6%		6%	
I _{CHG_REG}	Charge current regulation setting	I _{CHG} = 1.38 A, V _{VBAT} = 3.1 V or V _{VBAT} = 3.8 V	1.30	1.380	1.45	Α
I _{CHG_REG_ACC}	Charge current regulation accuracy	I_{CHG} = 720 mA or I_{CHG} = 1.38 A, V_{VBAT} = 3.1 V or V_{VBAT} = 3.8 V	- 6%		6%	
$V_{BATLOWV_FALL}$	Battery LOWV falling threshold	I _{CHG} = 240 mA	2.7	2.8	2.9	V
V _{BATLOWV_RISE}	Battery LOWV rising threshold	Pre-charge to fast charge	3	3.12	3.24	V
I _{PRECHG}	Precharge current regulation	IPRECHG[3:0] = '0010' = 180 mA	150	170	190	mA
I _{PRECHG_ACC}	Precharge current regulation accuracy	IPRECHG[3:0] = '0010' = 180 mA	- 15		5	%
I _{TERM}	Termination current regulation	I _{CHG} > 780 mA, ITERM[3:0] = '0010' = 180 mA, V _{VBAT} = 4.208 V	145	180	215	mA
I _{TERM_ACC}	Termination current regulation accuracy	I _{CHG} > 780 mA, , ITERM[3:0] = '0010' = 180 mA, V _{VBAT} = 4.208 V	-20%		20%	
I _{TERM}	Termination current regulation	I _{CHG} ≤ 780 mA, , ITERM[3:0] = '0000' = 60 mA, V _{VBAT} = 4.208 V	44	60	75	mA
I _{TERM_ACC}	Termination current regulation accuracy	I _{CHG} \leq 780 mA, ,ITERM[3:0] = '0000' = 60 mA, V _{VBAT} = 4.208 V	-27%		25%	
V _{SHORT}	Battery short voltage	V _{VBAT} falling	1.85	2	2.15	V
V _{SHORTZ}	Battery short voltage	V _{VBAT} rising	2.15	2.25	2.35	V
I _{SHORT}	Battery short current	V _{VBAT} < V _{SHORTZ}	50	90	117	mA
V _{RECHG}	Recharge Threshold below V _{BAT_REG}	V _{BAT} falling, REG04[0] = 0	90	120	150	mV
V _{RECHG}	Recharge Threshold below V _{BAT_REG}	V _{BAT} falling, REG04[0] = 1	200	230	265	mV
I _{SYSLOAD}	System discharge load current	V _{SYS} = 4.2 V		30		mA
INPUT VOLTAG	E AND CURRENT REGULATION					
V_{INDPM}	Input voltage regulation limit	V _{INDPM} (REG06[3:0] = 0000) = 3.9 V	3.78	3.95	4.1	V

 $V_{VAC_UVLOZ} < V_{VAC_OV}$ and V_{VAC_OV} and $V_{VAC} > V_{BAT} + V_{SLEEP}$, $T_J = -40^{\circ}C$ to 125°C and $T_J = 25^{\circ}C$ for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{INDPM_ACC}	Input voltage regulation accuracy	V _{INDPM} (REG06[3:0] = 0000) = 3.9 V	- 4.5%		4%	
V _{INDPM}	Input voltage regulation limit	V _{INDPM} (REG06[3:0] = 0110) = 4.4 V	4.268	4.4	4.532	V
V _{INDPM_ACC}	Input voltage regulation accuracy	V _{INDPM} (REG06[3:0] = 0110) = 4.4 V	- 3%		3%	
V _{DPM_VBAT}	Input voltage regulation limit tracking VBAT	VINDPM = 3.9V, VDPM_VBAT_TRACK = 300mV, VBAT = 4.0V	4.17	4.3	4.46	V
V _{DPM_} VBAT_ACC	Input voltage regulation accuracy tracking VBAT	VINDPM = 3.9V, VDPM_VBAT_TRACK = 300mV, VBAT = 4.0V	- 3%		4%	
		V_{VBUS} = 5 V, current pulled from SW, I_{INDPM} (REG[4:0] = 00100) = 500 mA, $-40 \leqslant T_J \leqslant 85^{\circ}C$	450		500	mA
I _{INDPM}	USB input current regulation limit	V_{VBUS} = 5 V, current pulled from SW, IINDPM (REG[4:0] = 01000) = 900 mA, $-40 \leqslant T_J \leqslant 85^{\circ}C$	750		900	mA
		V_{VBUS} = 5 V, current pulled from SW, IINDPM (REG[4:0] = 01110) = 1.5 A, $-40 \leqslant T_J \leqslant 85^{\circ}C$	1.28		1.5	Α
I _{IN_START}	Input current limit during system start-up sequence			200		mA
BAT PIN OVERV	OLTAGE PROTECTION		·			
V _{BATOVP_RISE}	Battery overvoltage threshold	V _{BAT} rising, as percentage of V _{BAT_REG}	103	104	105	%
V _{BATOVP_Fall_HYS}	Battery overvoltage falling hysteresis	V _{BAT} falling, as percentage of V _{BAT_REG}		2		%
THERMAL REG	ULATION AND THERMAL SHUTDOV	VN	,			
T _{JUNCTION_REG}	Junction Temperature Regulation Threshold	Temperature Increasing, TREG (REG05[1] = 1) = 110 ℃		110		°C
T _{JUNCTION_REG}	Junction Temperature Regulation Threshold	Temperature Increasing, TREG (REG05[1] = 0) = 90 ℃		90		°C
T _{SHUT}	Thermal Shutdown Rising Temperature	Temperature Increasing		160		°C
T _{SHUT_HYST}	Thermal Shutdown Hysteresis			30		°C
JEITA THERMIS	TOR COMPARATOR (BUCK MODE)	1				
V _{T1}	T1 (0°C) threshold, Charge suspended T1 below this temperature.	Charger suspends charge. As Percentage to V _{REGN}	72.4%	73.3%	74.2%	
V _{T1}	Falling	As Percentage to V _{REGN}	69%	71.5%	74%	
V _{T2}	T2 (10°C) threshold, Charge back to I _{CHG} /2 and 4.2 V below this temperature	As percentage of V _{REGN}	67.2%	68%	69%	
V _{T2}	Falling	As Percentage to V _{REGN}	66%	66.8%	67.7%	
V_{T3}	T3 (45°C) threshold, charge back to ICHG and 4.05V above this temperature.	Charger suspends charge. As Percentage to V _{REGN}	43.8%	44.7%	45.8%	
V _{T3}	Falling	As Percentage to V _{REGN}	45.1%	45.7%	46.2%	
V _{T5}	T5 (60°C) threshold, charge suspended above this temperature.	As Percentage to V _{REGN}	33.7%	34.2%	35.1%	
V _{T5}	Falling	As Percentage to V _{REGN}	34.5%	35.3%	36.2%	
	THERMISTER COMPARATOR (BOOS	The state of the s				

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



 $V_{VAC_UVLOZ} < V_{VAC_OV}$ and V_{VAC_OV} and $V_{VAC} > V_{BAT} + V_{SLEEP}$, $T_J = -40^{\circ}C$ to 125°C and $T_J = 25^{\circ}C$ for typical values (unless otherwise noted)

otherwise note	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	TAKAMETEK				WAX	Oitii
V_{BCOLD}	Cold Temperature Threshold, TS pin Voltage Rising Threshold	As Percentage to V_{REGN} (Approx20°C w/ 103AT), $T_J = -20$ °C - 125°C	79.5%	80%	80.5%	
V_{BCOLD}	Falling	$T_J = -20^{\circ}C - 125^{\circ}C$	78.5%	79%	79.5%	
V_{BHOT}	Hot Temperature Threshold, TS pin Voltage falling Threshold	As Percentage to V _{REGN} (Approx. 60°C w/ 103AT), T _J = -20°C - 125°C	30.2%	31.2%	32.2%	
V _{BHOT}	Rising	T _J = - 20°C - 125°C	33.8%	34.4%	34.9%	
CHARGE OVER	RCURRENT COMPARATOR (CYCLE-	BY-CYCLE)			1	
I _{BATFET_OCP}	System over load threshold		6.0			Α
PWM						
£	DWM switching frequency	Oscillator frequency, buck mode	1320	1500	1680	kHz
f _{SW}	PWM switching frequency	Oscillator frequency, boost mode	1150	1412	1660	kHz
D _{MAX}	Maximum PWM duty cycle ⁽¹⁾			97%		
BOOST MODE	OPERATION				1	
V _{OTG_REG}	Boost mode regulation voltage	V _{VBAT} = 3.8 V, I _(PMID) = 0 A, BOOSTV[1:0] = '10' = 5.15 V	4.972	5.126	5.280	V
V _{OTG_REG_ACC}	Boost mode regulation voltage accuracy	V _{VBAT} = 3.8 V, I _(PMID) = 0 A, BOOSTV[1:0] = '10' = 5.15 V	-3		3	%
V _{BATLOWV_OTG} B:		V _{VBAT} falling, MIN_V _{BAT} _SEL (REG01[0]) = 0	2.6	2.8	2.9	V
	Battery voltage exiting boost mode	V _{VBAT} rising, MIN_V _{BAT} _SEL (REG01[0]) = 0	2.9	3.0	3.15	V
	Dattery voltage exiting boost mode	V _{VBAT} falling, MIN_V _{BAT} _SEL (REG01[0]) = 1	2.4	2.5	2.6	V
		V _{VBAT} rising, MIN_V _{BAT} _SEL (REG01[0]) = 1	2.7	2.8	2.9	V
I _{OTG}	OTG mode output current	BOOST_LIM (REG02[7]) = 1	1.16	1.4	1.6	Α
I _{OTG_OCP_ACC}	Boost mode RBFET over-current protection accuracy	BOOST_LIM = 0.5 A (REG02[7] = 0)	0.5		0.73	Α
V_{OTG_OVP}	OTG overvoltage threshold	Rising threshold	5.55	5.8	6.15	V
I _{OTG_HSZCP}	HSFET under current falling threshold			100		mA
REGN LDO						
V_{REGN}	REGN LDO output voltage	V _{VBUS} = 9V, I _{REGN} = 40mA	5.6	6		V
V_{REGN}	REGN LDO output voltage	V _{VBUS} = 5V, I _{REGN} = 20mA	4.58	4.7		V
LOGIC I/O PIN	CHARACTERISTICS (CE, PSEL, SCI	., SDA,, ĪNT)				
V _{ILO}	Input low threshold CE				0.4	V
V _{IH}	Input high threshold CE		1.3			V
I _{BIAS}	High-level leakage current CE	Pull up rail 1.8 V			1	μA
V _{ILO}	Input low threshold PSEL				0.4	V
V _{IH}	Input high threshold PSEL		1.3			V
I _{BIAS}	High-level leakage current PSEL	Pull up rail 1.8V			1	μA
LOGIC I/O PIN	CHARACTERISTICS (PG, STAT)				I	
V _{OL}	Low-level output voltage				0.4	V
D+/D - DETEC	TION					

 $V_{VAC_UVLOZ} < V_{VAC_OV}$ and V_{VAC_OV} and $V_{VAC} > V_{BAT} + V_{SLEEP}$, $T_J = -40^{\circ}\text{C}$ to 125°C and $T_J = 25^{\circ}\text{C}$ for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{D+_1P2}	D+ Threshold for Non-standard adapter (combined V1P2_VTH_LO and V1P2_VTH_HI)		1.05		1.35	V
I _{D+_LKG}	Leakage current into D+	HiZ	-1		1	μΑ
V _D 600MVSRC	Voltage source (600 mV)		500	600	700	mV
I _D 100UAISNK	D - current sink (100 μA)	V _D - = 500 mV,	50	100	150	μA
R _{D19K}	D - resistor to ground (19 k Ω)	V _D - = 500 mV,	14.25		24.8	kΩ
V _D 0P325	D - comparator threshold for primary detection	D - pin Rising	250		400	mV
V _D 2P8	D - Threshold for non-standard adapter (combined V2P8_VTH_LO and V2P8_VTH_HI)		2.55		2.85	V
V _{D2P0}	D - Comparator threshold for non- standard adapter (For non-standard - same as bq2589x)		1.85		2.15	V
V _D 1P2	D - Threshold for non-standard adapter (combined V1P2_VTH_LO and V1P2_VTH_HI)		1.05		1.35	V
I _{DLKG}	Leakage current into D -	HiZ	-1		1	μΑ

⁽¹⁾ Specified by design. Not production tested.

7.6 Timing Requirements

			MIN	NOM	MAX	UNIT
VBUS/BAT P	OWER UP					
t _{ACOV}	VAC OVP reaction time	VAC rising above ACOV threshold to turn off Q2		200		ns
t _{BADSRC}	Bad adapter detection duration			30		ms
BATTERY CH	IARGER					
t _{TERM_DGL}	Deglitch time for charge termination			250		ms
t _{RECHG_DGL}	Deglitch time for recharge			250		ms
t _{SYSOVLD_DGL}	System over-current deglitch time to turn off Q4			100		μs
t _{BATOVP}	Battery over-voltage deglitch time to disable charge			1		μs
t _{SAFETY}	Typical Charge Safety Timer Range	CHG_TIMER = 1	8	10	12	hr
t _{TOP_OFF}	Typical Top-Off Timer Range	TOP_OFF_TIMER[1:0] = 10 (30 min)	24	30	36	min
QON TIMING						
t _{SHIPMODE}	/QON low time to turn on BATFET and exit ship mode	-10 °C \leq T _J \leq 60°C	0.9		1.3	S
t _{QON_RST_2}	QON low time to reset BATFET	-10° C \leq T _J \leq 60 $^{\circ}$ C	8		12	S
t _{BATFET_RST}	BATFET off time during full system reset	-10 °C \leq T _J \leq 60 °C	250		400	ms
t _{SM_DLY}	Enter ship mode delay	-10° C \leq T _J \leq 60 $^{\circ}$ C	10		15	S
DIGITAL CLC	OCK AND WATCHDOG TIMER			,		
t _{WDT}	REG05[4]=1	REGN LDO disabled		40		s
f _{LPDIG}	Digital Low Power Clock	REGN LDO disabled		30		kHz
f _{DIG}	Digital Clock	REGN LDO enabled		500		kHz

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated








www.ti.com.cn


		MI	и ио	M MAX	UNIT
f _{SCL}	SCL clock frequency			400	kHz



7.7 Typical Characteristics










8 Detailed Description

8.1 Overview

The BQ25600 and BQ25600D is a highly integrated 3.0-A switch-mode battery charger for single cell Li-ion and Li-polymer batteries. It includes an input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and battery FET (BATFET, Q4), and bootstrap diode for the high-side gate drive.



8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Power-On-Reset (POR)

The device powers internal bias circuits from the higher voltage of VBUS and BAT. When VBUS rises above V_{VBUS_UVLOZ} or BAT rises above V_{BAT_UVLOZ} , the sleep comparator, battery depletion comparator and BATFET driver are active. I²C interface is ready for communication and all the registers are reset to default value. The host can access all the registers after POR.

8.3.2 Device Power Up from Battery without Input Source

If only battery is present and the voltage is above depletion threshold (V_{BAT_DPL_RISE)}, the BATFET turns on and connects battery to system. The REGN stays off to minimize the quiescent current. The low RDSON of BATFET and the low quiescent current on BAT minimize the conduction loss and maximize the battery run time.

The device always monitors the discharge current through BATFET (Supplement Mode). When the system is overloaded or shorted ($I_{BAT} > I_{BATFET_OCP}$), the device turns off BATFET immediately and set BATFET_DIS bit to indicate BATFET is disabled until the input source plugs in again or one of the methods described in BATFET Enable (Exit Shipping Mode) is applied to re-enable BATFET.

8.3.3 Power Up from Input Source

When an input source is plugged in, the device checks the input source voltage to turn on REGN LDO and all the bias circuits. It detects and sets the input current limit before the buck converter is started. The power-up sequence from input source is as listed:

- 1. Power up REGN LDO
- 2. Poor source qualification
- 3. Input source type detection is based on D+/D or PSEL to set default input current limit (IINDPM) register or input source type.
- 4. Input voltage limit threshold setting (VINDPM threshold)
- 5. Converter power up

8.3.3.1 Power Up REGN Regulation

The REGN LDO supplies internal bias circuits as well as the HSFET and LSFET gate drive. The REGN also provides bias rail to TS external resistors. The pull-up rail of STAT can be connected to REGN as well. The REGN is enabled when all the below conditions are valid:

- V_{VAC} above V_{VAC} PRESENT
- V_{VAC} above $V_{BAT} + V_{SLEEPZ}$ in buck mode or VBUS below $V_{BAT} + V_{SLEEP}$ in boost mode
- After 220-ms delay is completed

If any one of the above conditions is not valid, the device is in high impedance mode (HIZ) with REGN LDO off. The device draws less than IVBUS_HIZ from VBUS during HIZ state. The battery powers up the system when the device is in HIZ.

8.3.3.2 Poor Source Qualification

After REGN LDO powers up, the device confirms the current capability of the input source. The input source must meet both of the following requirements in order to start the buck converter.

- VAC voltage below V_{VAC OV}
- VBUS voltage above V_{VBUSMIN} when pulling I_{BADSRC} (typical 30 mA)

Once the input source passes all the conditions above, the status register bit VBUS_GD is set high and the $\overline{\text{INT}}$ pin is pulsed to signal to the host. If the device fails the poor source detection, it repeats poor source qualification every 2 seconds.

8.3.3.3 Input Source Type Detection

After the VBUS_GD bit is set and REGN LDO is powered, the device runs input source detection through D+/D - lines or the PSEL pin. The BQ25600D follows the USB Battery Charging Specification 1.2 (BC1.2) to



detect input source (SDP/ DCP) and nonstandard adapter through USB D+/D - lines. The BQ25600 sets input current limit through PSEL pins.

After input source type detection is completed, an INT pulse is asserted to the host, in addition, the following registers and pin are changed:

- 1. Input Current Limit (IINDPM) register is changed to set current limit
- 2. PG STAT bit is set
- 3. VBUS STAT bit is updated to indicate USB or other input source

The host can overwrite IINDPM register to change the input current limit if needed. The charger input current is always limited by the IINDPM register.

8.3.3.3.1 D+/D - Detection Sets Input Current Limit in BQ25600D

The BQ25600D contains a D+/D - based input source detection to set the input current limit at VBUS plug-in. The D+/D - detection includes standard USB BC1.2 and nonstandard adapter. When input source is plugged in, the device starts standard USB BC1.2 detections. The USB BC1.2 is capable to identify Standard Downstream Port (SDP) and Dedicated Charging Port (DCP). When the Data Contact Detection (DCD) timer expires, the nonstandard adapter detection is applied to set the input current limit. The nonstandard detection is used to distinguish vendor specific adapters (Apple and Samsung) based on their unique dividers on the D+/D - pins. If an adapter is detected as DCP, the input current limit is set at 2.4 A. If an adapter is detected as unknown, the input current limit is set at 500 mA

NONSTANDARD ADAPTER	D+ THRESHOLD	D - THRESHOLD	INPUT CURRENT LIMIT (A)
Divider 1	V _{D+} within V _{D+ _2p8}	V _D - within V _D 2p0	2.1
Divider 2	V _{D+} within V _{D+ _1p2}	V_{D-} within V_{D-}_{-1p2}	2
Divider 3	V _{D+} within V _{D+ _2p0}	V _D - within V _D 2p8	1
Divider 4	V _{D+} within V _{D+ _2p8}	V _D - within V _D 2p8	2.4

表 8-2. Input Current Limit Setting from D+/D - Detection

D+/D - DETECTION	INPUT CURRENT LIMIT (IINLIM)
USB SDP (USB500)	500 mA
USB DCP	2.4 A
Divider 3	1 A
Divider 1	2.1 A
Divider 4	2.4 A
Divider 2	2 A
Unknown 5-V adapter	500 mA

8.3.3.3.2 PSEL Pins Sets Input Current Limit in BQ25600

The BQ25600 has PSEL pin for input current limit setting to interface with USB PHY. It directly takes the USB PHY device output to decide whether the input is USB host or charging port. When the device operates in hostcontrol mode, the host needs to IINDET EN bit to read the PSEL value and update the IINDPM register. When the device is in default mode, PSEL value updates IINDPM in real time.

表 8-3. Input Current Limit Setting from PSEL

	•	•	
INPUT DETECTION	PSEL PIN	INPUT CURRENT LIMIT (ILIM)	VBUS_STAT
USB SDP	High	500 mA	001
Adapter	Low	2.4A	011

Copyright © 2022 Texas Instruments Incorporated

8.3.3.4 Input Voltage Limit Threshold Setting (VINDPM Threshold)

The device supports wide range of input voltage limit (3.9 V to 5.4 V) for USB. The device VINDPM is set at 4.5 V. The device supports dynamic VINDPM trackingsettings which tracks the battery voltage. This function can be enabled via the VDPM_BAT_TRACK[1:0] register bits. When enabled, the actual input voltage limit will be the higher of the VINDPM register and VBAT + VDPM_BAT_TRACK offset.

8.3.3.5 Converter Power Up

After the input current limit is set, the converter is enabled and the HSFET and LSFET start switching. If battery charging is disabled, BATFET turns off. Otherwise, BATFET stays on to charge the battery.

The device provides soft start when system rail is ramped up. When the system rail is below 2.2 V, the input current is limited to is to the lower of 200 mA or IINDPM register setting. After the system rises above 2.2 V, the device limits input current to the value set by IINDPM register.

As a battery charger, the device deploys a highly efficient 1.5 MHz step-down switching regulator. The fixed frequency oscillator keeps tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current and temperature, simplifying output filter design.

The device switches to PFM control at light load or when battery is below minimum system voltage setting or charging is disabled. The PFM_DIS bit can be used to prevent PFM operation in either buck or boost configuration. PFM mod is only enabled when IINDPM is set \geq 500 mA. When IINDPM is set \leq 400 mA, PFM mode is disabled.

8.3.4 Boost Mode Operation From Battery

The device supports boost converter operation to deliver power from the battery to other portable devices through USB port. The boost mode output current rating meets the USB On-The-Go 500 mA output requirement. The maximum output current is up to 1.2 A. The boost operation can be enabled if the conditions are valid:

- 1. BAT above V_{OTG BAT}
- 2. VBUS less than BAT+V_{SLEEP} (in sleep mode)
- 3. Boost mode operation is enabled (OTG_CONFIG bit = 1)
- 4. Voltage at TS (thermistor) pin as a percentage of V_{REGN} is within acceptable range ($V_{BHOT} < V_{TS} < V_{BCOLD}$)
- 5. After 30-ms delay from boost mode enable

During boost mode, the status register VBUS_STAT bits is set to 111, the VBUS output is 5.15 V and the output current can reach up to 1.2 A , selected through I^2C (BOOST_LIM bit). The boost output is maintained when BAT is above $V_{OTG\ BAT}$ threshold.

When OTG is enabled, the device starts up with PFM and later transits to PWM to minimize the overshoot. The PFM_DIS bit can be used to prevent PFM operation in either buck or boost configuration.

8.3.5 Host Mode and Standalone Power Management

8.3.5.1 Host Mode and Default Mode in BQ25600 and BQ25600D

The BQ25600 and BQ25600D is a host controlled charger, but it can operate in default mode without host management. in default mode, the device can be used as an autonomous charger with no host or while host is in sleep mode. When the charger is in default mode, WATCHDOG_FAULT bit is HIGH. When the charger is in host mode, WATCHDOG_FAULT bit is LOW.

After power-on-reset, the device starts in default mode with watchdog timer expired, or default mode. All the registers are in the default settings. During default mode, any change on PSEL pin will make real time IINDPM register changes.

In default mode, the device keeps charging the battery with default 10-hour fast charging safety timer. At the end of the 10-hour, the charging is stopped and the buck converter continues to operate to supply system load.

Writing a 1 to the WD_RST bit transitions the charger from default mode to host mode. All the device parameters can be programmed by the host. To keep the device in host mode, the host has to reset the watchdog timer by

www.ti.com.cn

writing 1 to WD_RST bit before the watchdog timer expires (WATCHDOG_FAULT bit is set), or disable watchdog timer by setting WATCHDOG bits = 00.

When the watchdog timer expires (WATCHDOG_FAULT bit = 1), the device returns to default mode and all registers are reset to default values except IINDPM, VINDPM, BATFET_RST_EN, BATFET_DLY, and BATFET_DIS bits.




图 8-1. Watchdog Timer Flow Chart

8.3.6 Power Path Management

The device accommodates a wide range of input sources from USB, wall adapter, to car charger. The device provides automatic power path selection to supply the system (SYS) from input source (VBUS), battery (BAT), or both.

8.3.7 Battery Charging Management

The device charges 1-cell Li-lon battery with up to 3.0-A charge current for high capacity tablet battery. The 19.5- $m\Omega$ BATFET improves charging efficiency and minimize the voltage drop during discharging.

8.3.7.1 Autonomous Charging Cycle

With battery charging enabled (CHG_CONFIG bit = 1 and $\overline{\text{CE}}$ pin is LOW), the device autonomously completes a charging cycle without host involvement. The device default charging parameters are listed in $\frac{1}{8}$ 8-4. The host can always control the charging operations and optimize the charging parameters by writing to the corresponding registers through I²C.

表 8-4. Charging Parameter Default Setting

DEFAULT MODE	BQ25600 and BQ25600D
Charging voltage	4.208V
Charging current	2.048 A
Precharge current	180 mA
Termination current	180 mA
Temperature profile	JEITA
Safety timer	10 hours

A new charge cycle starts when the following conditions are valid:

- Converter starts
- Battery charging is enabled (CHG_CONFIG bit = 1 and I_{CHG} register is not 0 mA and \overline{CE} is low)

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

- No thermistor fault on TS
- · No safety timer fault
- BATFET is not forced to turn off (BATFET DIS bit = 0)

The charger device automatically terminates the charging cycle when the charging current is below termination threshold, battery voltage is above recharge threshold, and device not is in DPM mode or thermal regulation. When a fully charged battery is discharged below recharge threshold (selectable through VRECHG bit), the device automatically starts a new charging cycle. After the charge is done, toggle $\overline{\text{CE}}$ pin or CHG_CONFIG bit can initiate a new charging cycle.

The STAT output indicates the charging status: charging (LOW), charging complete or charge disable (HIGH) or charging fault (blinking). The STAT output can be disabled by setting EN_ICHG_MON bits = 11. in addition, the status register (CHRG_STAT) indicates the different charging phases: 00-charging disable, 01-precharge, 10-fast charge (constant current) and constant voltage mode, 11-charging done. Once a charging cycle is completed, an INT is asserted to notify the host.

8.3.7.2 Battery Charging Profile

The device charges the battery in five phases: battery short, preconditioning, constant current, constant voltage and top-off trickle charging (optional). At the beginning of a charging cycle, the device checks the battery voltage and regulates current and voltage accordingly.

表 8-5. Charging Current Setting

V _{BAT}	CHARGING CURRENT	REGISTER DEFAULT SETTING	CHRG_STAT
< 2.2 V	I _{SHORT}	100 mA	01
2.2 V to 3 V	I _{PRECHG}	180 mA	01
> 3 V	I _{CHG}	2.048 A	10

If the charger device is in DPM regulation or thermal regulation during charging, the actual charging current will be less than the programmed value. in this case, termination is temporarily disabled and the charging safety timer is counted at half the clock rate.




图 8-2. Battery Charging Profile



8.3.7.3 Charging Termination

The device terminates a charge cycle when the battery voltage is above recharge threshold, and the current is below termination current. After the charging cycle is completed, the BATFET turns off. The converter keeps running to power the system, and BATFET can turn on again to engage Supplement Mode.

When termination occurs, the status register CHRG_STAT is set to 11, and an INT pulse is asserted to the host. Termination is temporarily disabled when the charger device is in input current, voltage, or thermal regulation. Termination can be disabled by writing 0 to EN_TERM bit prior to charge termination.

At low termination currents, due to the comparator offset, the actual termination current may be 10 mA-20 mA higher than the termination target. in order to compensate for comparator offset, a programmable top-off timer can be applied after termination is detected. The termination timer will follow safety timer constraints, such that if safety timer is suspended, so will the termination timer. Similarly, if safety timer is doubled, so will the termination timer. TOPOFF_ACTIVE bit reports whether the top off timer is active or not. The host can read CHRG_STAT and TOPOFF ACTIVE to find out the termination status.

Top off timer gets reset at one of the following conditions:

- 1. Charge disable to enable
- 2. Termination status low to high
- 3. REG RST register bit is set

The top-off timer settings are read in once termination is detected by the charger. Programming a top-off timer value after termination will have no effect unless a recharge cycle is initiated. An INT is asserted to the host when entering top-off timer segment as well as when top-off timer expires.

8.3.7.4 Thermistor Qualification

The charger device provides a single thermistor input for battery temperature monitor.

8.3.7.5 JEITA Guideline Compliance During Charging Mode

To improve the safety of charging Li-ion batteries, JEITA guideline was released on April 20, 2007. The guideline emphasized the importance of avoiding a high charge current and high charge voltage at certain low and high temperature ranges.

To initiate a charge cycle, the voltage on TS pin must be within the VT1 to VT5 thresholds. If TS voltage exceeds the T1-T5 range, the controller suspends charging and waits until the battery temperature is within the T1 to T5 range.

At cool temperature (T1-T2), JEITA recommends the charge current to be reduced to half of the charge current or lower. At warm temperature (T3-T5), JEITA recommends charge voltage less than 4.1 V.

The charger provides flexible voltage/current settings beyond the JEITA requirement. The voltage setting at warm temperature (T3-T5) can be VREG or 4.1V (configured by JEITA_VSET). The current setting at cool temperature (T1-T2) can be further reduced to 20% of fast charge current (JEITA_ISET).




图 8-3. JEITA Profile: Charging Current




图 8-5. TS Resistor Network

方程式 1 through 方程式 2 describe updates to the resistor bias network.

$$RT2 = \frac{V_{REGN} \times RTH_{COLD} \times RTH_{HOT} \times \left(\frac{1}{VT1} - \frac{1}{VT5}\right)}{RTH_{HOT} \times \left(\frac{V_{REGN}}{VT5} - 1\right) - RTH_{COLD} \times \left(\frac{V_{REGN}}{VT1} - 1\right)}$$

$$(1)$$

 $\overline{\left(\frac{1}{RT2}\right) + \left(\frac{1}{RTH_{COLD}}\right)}$ (2)

Select 0°C to 60°C range for Li-ion or Li-polymer battery:

- RTH_{COLD} = 27.28 K Ω
- RTH_{HOT} = 3.02 K Ω
- RT1 = 5.23 K Ω
- RT2 = 30.9 K Ω

8.3.7.6 Boost Mode Thermistor Monitor During Battery Discharge Mode

For battery protection during boost mode, the device monitors the battery temperature to be within the V_{BCOLD} to V_{BHOT} thresholds. When temperature is outside of the temperature thresholds, the boost mode is suspended. In additional, VBUS_STAT bits are set to 000 and NTC_FAULT is reported. Once temperature returns within thresholds, the boost mode is recovered and NTC_FAULT is cleared.






图 8-6. TS Pin Thermistor Sense Threshold in Boost Mode

8.3.7.7 Charging Safety Timer

The device has built-in safety timer to prevent extended charging cycle due to abnormal battery conditions. The safety timer is two hours when the battery is below $V_{BATLOWV}$ threshold and 10 hours when the battery is higher than $V_{BATLOWV}$ threshold.

The user can program fast charge safety timer through I²C (CHG_TIMER bits). When safety timer expires, the fault register CHRG_FAULT bits are set to 11 and an INT is asserted to the host. The safety timer feature can be disabled through I²C by setting EN_TIMER bit.

During input voltage, current, JEITA cool or thermal regulation, the safety timer counts at half clock rate as the actual charge current is likely to be below the register setting. For example, if the charger is in input current regulation (IDPM_STAT = 1) throughout the whole charging cycle, and the safety time is set to five hours, the safety timer will expire in 10 hours. This half clock rate feature can be disabled by writing 0 to TMR2X EN bit.

During the fault, timer is suspended. Once the fault goes away, the timer resumes counting. If user stops the current charging cycle, and start again, timer gets reset (toggle CE pin or CHRG_CONFIG bit).

8.3.8 Protections

8.3.8.1 Voltage and Current Monitoring in Converter Operation

The device closely monitors the input and system voltage, as well as internal FET currents for safe buck and boost mode operation.

8.3.8.1.1 Voltage and Current Monitoring in Buck Mode

8.3.8.1.1.1 Input Overvoltage (ACOV)

If VBUS voltage exceeds $V_{VAC\ OV}$ (programmable via OVP[2:0] bits), the device stops switching immediately.

During input overvoltage event (ACOV), the fault register CHRG_FAULT bits are set to 01. An INT pulse is asserted to the host. The device will automatically resume normal operation once the input voltage drops back below the OVP threshold.

8.3.8.1.1.2 System Overvoltage Protection (SYSOVP)

The charger device clamps the system voltage during load transient so that the components connect to system would not be damaged due to high voltage. SYSOVP threshold is 350 mV above minimum system regulation voltage when the system is regulate at V_{SYS_MIN} . Upon SYSOVP, converter stops switching immediately to clamp the overshoot. The charger provides $\overline{30}$ -mA discharge current ($I_{SYSLOAD}$) to bring down the system voltage.

8.3.8.2 Voltage and Current Monitoring in Boost Mode

The device closely monitors the VBUS voltage, as well as RBFET and LSFET current to ensure safe boost mode operation.

8.3.8.2.1 VBUS Soft Start

When the boost function is enabled, the device soft-starts boost mode to avoid inrush current.

8.3.8.2.2 VBUS Output Protection

The device monitors boost output voltage and other conditions to provide output short circuit and overvoltage protection. The boost build in accurate constant current regulation to allow OTG to adapt to various types of load. If a short circuit is detected on VBUS, boost turns off and retries 7 times. If retries are not successful, OTG is disabled with OTG_CONFIG bit cleared. In addition, the BOOST_FAULT bit is set and INT pulse is generated. The BOOST_FAULT bit can be cleared by host by reenabling boost mode

8.3.8.2.3 Boost Mode Overvoltage Protection

When the VBUS voltage rises above regulation target and exceeds VOTG_OVP, the device enters overvoltage protection which stops switching, clears OTG_CONFIG bit and exits boost mode. At Boost overvoltage duration, the fault register bit (BOOST_FAULT) is set high to indicate fault in boost operation. An INT is also asserted to the host.

8.3.8.3 Thermal Regulation and Thermal Shutdown

8.3.8.3.1 Thermal Protection in Buck Mode

The BQ25600 and BQ25600D monitors the internal junction temperature T_J to avoid overheat of the chip and limits the IC surface temperature in buck mode. When the internal junction temperature exceeds thermal regulation limit (110°C), the device lowers down the charge current. During thermal regulation, the actual charging current is usually below the programmed battery charging current. Therefore, termination is disabled, the safety timer runs at half the clock rate, and the status register THERM_STAT bit goes high.

Additionally, the device has thermal shutdown to turn off the converter and BATFET when IC surface temperature exceeds $T_{SHUT}(160^{\circ}C)$. The fault register CHRG_FAULT is set to 1 and an \overline{INT} is asserted to the host. The BATFET and converter is enabled to recover when IC temperature is T_{SHUT_HYS} (30°C) below $T_{SHUT}(160^{\circ}C)$.

8.3.8.3.2 Thermal Protection in Boost Mode

The device monitors the internal junction temperature to provide thermal shutdown during boost mode. When IC junction temperature exceeds T_{SHUT} (160°C), the boost mode is disabled by setting OTG_CONFIG bit low and BATFET is turned off. When IC junction temperature is below T_{SHUT} (160°C) - T_{SHUT_HYS} (30°C), the BATFET is enabled automatically to allow system to restore and the host can re-enable OTG_CONFIG bit to recover.

8.3.8.4 Battery Protection

8.3.8.4.1 Battery Overvoltage Protection (BATOVP)

The battery overvoltage limit is clamped at 4% above the battery regulation voltage. When battery over voltage occurs, the charger device immediately disables charging. The fault register BAT_FAULT bit goes high and an INT is asserted to the host.

8.3.8.4.2 Battery Overdischarge Protection

When battery is discharged below $V_{BAT_DPL_FALL}$, the BATFET is turned off to protect battery from overdischarge. To recover from overdischarge latch-off, an input source plug-in is required at VBUS. The battery is charged with I_{SHORT} (typically 100 mA) current when the $V_{BAT} < V_{SHORT}$, or precharge current as set in IPRECHG register when the battery voltage is between V_{SHORTZ} and V_{BAT_LOWV} .

8.3.8.4.3 System Overcurrent Protection

When the system is shorted or significantly overloaded ($I_{BAT} > I_{BATOP}$) and the current exceeds BATFET overcurrent limit, the BATFET latches off. Section BATFET Enable (Exit Shipping Mode) can reset the latch-off condition and turn on BATFET.

8.4 Device Functional Modes

8.4.1 Narrow VDC Architecture

The device deploys Narrow VDC architecture (NVDC) with BATFET separating system from battery. The minimum system voltage is set by SYS_MIN bits. Even with a fully depleted battery, the system is regulated above the minimum system voltage.

When the battery is below minimum system voltage setting, the BATFET operates in linear mode (LDO mode), and the system is typically 180 mV above the minimum system voltage setting. As the battery voltage rises above the minimum system voltage, BATFET is fully on and the voltage difference between the system and battery is the V_{DS} of BATFET.

When the battery charging is disabled and above minimum system voltage setting or charging is terminated, the system is always regulated at typically 50 mV above battery voltage. The status register VSYS_STAT bit goes high when the system is in minimum system voltage regulation.




图 8-7. System Voltage vs Battery Voltage

8.4.2 Dynamic Power Management

To meet maximum current limit in USB spec and avoid over loading the adapter, the device features Dynamic Power management (DPM), which continuously monitors the input current and input voltage. When input source is over-loaded, either the current exceeds the input current limit (IINDPM) or the voltage falls below the input voltage limit (VINDPM). The device then reduces the charge current until the input current falls below the input current limit and the input voltage rises above the input voltage limit.

When the charge current is reduced to zero, but the input source is still overloaded, the system voltage starts to drop. Once the system voltage falls below the battery voltage, the device automatically enters the supplement mode where the BATFET turns on and battery starts discharging so that the system is supported from both the input source and battery.

During DPM mode, the status register bits VDPM_STAT (VINDPM) or IDPM_STAT (IINDPM) goes high. shows the DPM response with 9-V/1.2-A adapter, 3.2-V battery, charge current and 3.5-V minimum system voltage setting.




图 8-8. DPM Response

8.4.3 Supplement Mode

When the system voltage falls 180 mV ($V_{BAT} > V_{SYS_MIN}$) or 45 mV ($V_{BAT} < V_{SYS_MIN}$) below the battery voltage, the BATFET turns on and the BATFET gate is regulated the gate drive of BATFET so that the minimum BATFET V_{DS} stays at 30 mV when the current is low. This prevents oscillation from entering and exiting the supplement mode.

As the discharge current increases, the BATFET gate is regulated with a higher voltage to reduce R_{DSON} until the BATFET is in full conduction. At this point onwards, the BATFET V_{DS} linearly increases with discharge current. 8-9 shows the V-I curve of the BATFET gate regulation operation. BATFET turns off to exit supplement mode when the battery is below battery depletion threshold.




图 8-9. BAFET V-I Curve

8.4.4 Shipping Mode and QON Pin

8.4.4.1 BATFET Disable Mode (Shipping Mode)

To extend battery life and minimize power when system is powered off during system idle, shipping, or storage, the device can turn off BATFET so that the system voltage is zero to minimize the battery leakage current. When

the host set BATFET_DIS bit, the charger can turn off BATFET immediately or delay by t_{SM_DLY} as configured by BATFET_DLY bit.

8.4.4.2 BATFET Enable (Exit Shipping Mode)

When the BATFET is disabled (in shipping mode) and indicated by setting BATFET_DIS, one of the following events can enable BATFET to restore system power:

- 1. Plug in adapter
- 2. Clear BATFET DIS bit
- 3. Set REG RST bit to reset all registers including BATFET DIS bit to default (0)
- 4. A logic high to low transition on QON pin with t_{SHIPMODE} deglitch time to enable BATFET to exit shipping

8.4.4.3 BATFET Full System Reset

The BATFET functions as a load switch between battery and system when input source is not plugged in. By changing the state of BATFET from on to off, systems connected to SYS can be effectively forced to have a power-on-reset. The $\overline{\text{QON}}$ pin supports push-button interface to reset system power without host by changing the state of BATFET.

When the \overline{QON} pin is driven to logic low for t_{QON_RST} while input source is not plugged in and BATFET is enabled (BATFET_DIS = 0), the BATFET is turned off for t_{BATFET_RST} and then it is re-enabled to reset system power. This function can be disabled by setting BATFET_RST_EN bit to 0.

8.4.4.4 QON Pin Operations

The \overline{QON} pin incorporates two functions to control BATFET. \overline{QON} is pulled up to V_{QON} by an internal 200-k Ω pull-up resistor.

- BATFET Enable: A QON logic transition from high to low with longer than t_{SHIPMODE} deglitch turns on BATFET to exit shipping mode. When exiting shipping mode, HIZ is enabled (EN_HIZ = 1) as well. HIZ can be disabled (EN_HIZ = 0) by the host after exiting shipping mode. OTG cannot be enabled (OTG_CONFIG = 1) until HIZ is disabled.
- BATFET Reset: When QON is driven to logic low by at least t_{QON_RST} while adapter is not plugged in (and BATFET_DIS = 0), the BATFET is turned off for t_{BATFET_RST}. The BATFET is re-enabled after t_{BATFET_RST} duration. This function allows systems connected to SYS to have power-on-reset. This function can be disabled by setting BATFET_RST_EN bit to 0.
- 8-10 shows the sample external configurations for each.




图 8-10. QON Timing






图 8-11. QON Circuit

8.4.5 Status Outputs (PG, STAT, INT)

8.4.5.1 Power Good Indicator (PG Pin and PG_STAT Bit)

The PG_STAT bit goes HIGH and PG pin goes LOW to indicate a good input source when:

- VBUS above V_{VBUS UVLO}
- · VBUS above battery (not in sleep)
- VBUS below V_{VAC OV} threshold
- VBUS above V_{VBUSMin} (typical 3.8 V) when I_{BADSRC} (typical 30 mA) current is applied (not a poor source)
- · Completed input Source Type Detection

8.4.5.2 Charging Status Indicator (STAT)

The device indicates charging state on the open drain STAT pin. The STAT pin can drive LED. The STAT pin function can be disabled by setting the EN_ICHG_MON bits = 11.

CHARGING STATE

Charging in progress (including recharge)

Charging complete

Charge disable

Charge suspend (input overvoltage, TS fault, timer fault or system overvoltage)

Boost Mode suspend (due to TS fault)

STAT INDICATOR

HIGH

HIGH

Blinking at 1 Hz

表 8-6. STAT Pin State

8.4.5.3 Interrupt to Host (INT)

In some applications, the host does not always monitor the charger operation. The INT pulse notifies the system on the device operation. The following events will generate 256- μ s INT pulse.

- USB/adapter source identified (through PSEL pin or DPDM detection)
- · Good input source detected
 - VBUS above battery (not in sleep)
 - VBUS below V_{VAC} OV threshold
 - VBUS above V_{VBUSMin} (typical 3.8 V) when I_{BADSRC} (typical 30 mA) current is applied (not a poor source)
- · Input removed
- Charge complete
- Any FAULT event in REG09
- VINDPM / IINDPM event detected (maskable)

When a fault occurs, the charger device sends out INT and keeps the fault state in REG09 until the host reads the fault register. Before the host reads REG09 and all the faults are cleared, the charger device would not send any INT upon new faults. To read the current fault status, the host has to read REG09 two times consecutively. The first read reports the pre-existing fault register status and the second read reports the current fault register status.

8.5 Programming

8.5.1 Serial Interface

The device uses I²C compatible interface for flexible charging parameter programming and instantaneous device status reporting. I²C is a bi-directional 2-wire serial interface developed by Philips Semiconductor (now NXP Semiconductors). Only two bus lines are required: a serial data line (SDA) and a serial clock line (SCL). Devices can be considered as masters or slaves when performing data transfers. A master is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a slave.

The device operates as a slave device with address 6BH, receiving control inputs from the master device like micro controller or a digital signal processor through REG00-REG0B. Register read beyond REG0B (0x0B) returns 0xFF. The I²C interface supports both standard mode (up to 100 kbits), and fast mode (up to 400 kbits). connecting to the positive supply voltage via a current source or pull-up resistor. When the bus is free, both lines are HIGH. The SDA and SCL pins are open drain.

8.5.1.1 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. One clock pulse is generated for each data bit transferred.




图 8-12. Bit Transfer on the I²C Bus

8.5.1.2 START and STOP Conditions

All transactions begin with a START (S) and can be terminated by a STOP (P). A HIGH to LOW transition on the SDA line while SCI is HIGH defines a START condition. A LOW to HIGH transition on the SDA line when the SCL is HIGH defines a STOP condition. START and STOP conditions are always generated by the master. The bus is considered busy after the START condition, and free after the STOP condition.




图 8-13. TS START and STOP conditions

8.5.1.3 Byte Format

Every byte on the SDA line must be 8 bits long. The number of bytes to be transmitted per transfer is unrestricted. Each byte has to be followed by an Acknowledge bit. Data is transferred with the Most Significant Bit (MSB) first. If a slave cannot receive or transmit another complete byte of data until it has performed some other function, it can hold the clock line SCL low to force the master into a wait state (clock stretching). Data transfer then continues when the slave is ready for another byte of data and release the clock line SCL.




图 8-14. Data Transfer on the I²C Bus

8.5.1.4 Acknowledge (ACK) and Not Acknowledge (NACK)

The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. All clock pulses, including the acknowledge ninth clock pulse, are generated by the master. The transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line LOW and it remains stable LOW during the HIGH period of this clock pulse.

When SDA remains HIGH during the ninth clock pulse, this is the Not Acknowledge signal. The master can then generate either a STOP to abort the transfer or a repeated START to start a new transfer.

8.5.1.5 Slave Address and Data Direction Bit

After the START, a slave address is sent. This address is 7 bits long followed by the eighth bit as a data direction bit (bit R/W). A zero indicates a transmission (WRITE) and a one indicates a request for data (READ).




图 8-15. Complete Data Transfer

8.5.1.6 Single Read and Write

If the register address is not defined, the charger IC send back NACK and go back to the idle state.



图 8-16. Single Write




图 8-17. Single Read

8.5.1.7 Multi-Read and Multi-Write

The charger device supports multi-read and multi-write on REG00 through REG0B.




图 8-19. Multi-Read

REG09 is a fault register. It keeps all the fault information from last read until the host issues a new read. For example, if Charge Safety Timer Expiration fault occurs but recovers later, the fault register REG09 reports the fault when it is read the first time, but returns to normal when it is read the second time. in order to get the fault information at present, the host has to read REG09 for the second time. The only exception is NTC_FAULT which always reports the actual condition on the TS pin. in addition, REG09 does not support multi-read and multi-write.



8.6 Register Maps

I²C Slave Address: 6BH

8.6.1 REG00

表 8-7. REG00 Field Descriptions

Bit	Field	POR	Type	Reset	Description	Comment	
7	EN_HIZ	0	R/W	by REG_RST by Watchdog	0 - Disable, 1 - Enable	Enable HIZ Mode 0 - Disable (default) 1 - Enable	
6	EN_ICHG_MON[1]	0	R/W	by REG_RST	00 - Enable STAT pin function		
5	EN_ICHG_MON[0]	0	R/W	by REG_RST	(default) 01 - Reserved 10 - Reserved 11 - Disable STAT pin function (float pin)		
4	IINDPM[4]	1	R/W	by REG_RST	1600 mA	Input Current Limit Offset: 100 mA Range: 100 mA (000000) - 3.2 A (11111)	
3	IINDPM[3]	0	R/W	by REG_RST	800 mA		
2	IINDPM[2]	1	R/W	by REG_RST	400 mA		
1	IINDPM[1]	1	R/W	by REG_RST	200 mA	Default: 2400 mA (10111),	
0	IINDPM[0]	1	R/W	by REG_RST	100 mA	maximum input current limit, not typical. IINDPM bits are changed automatically after input source detection is completed BQ25600D USB SDP = 500 mA USB DCP = 2.4 A Unknown Adapter = 500 mA Non-Standard Adapter = 1 A, 2 A, 2.1 A, or 2.4 A BQ25600 PSEL = Hi = 500 mA PSEL = Lo = 2.4 A Host can over-write IINDPM register bits after input source detection is completed.	

LEGEND: R/W = Read/Write; R = Read only



8.6.2 REG01

表 8-8. REG01 Field Descriptions

Bit	Field	POR	Type	Reset	Description	Comment
7	PFM_DIS	0	R/W	by REG_RST	0 - Enable PFM 1 - Disable PFM	Default: 0 - Enable
6	WD_RST	0	R/W	by REG_RST by Watchdog	I ² C Watchdog Timer Reset 0 - Normal ; 1 - Reset	Default: Normal (0) Back to 0 after watchdog timer reset
5	OTG_CONFIG	0	R/W	_	0 - OTG Disable 1 - OTG Enable	Default: OTG disable (0) Note: 1. OTG_CONFIG would over-ride Charge Enable Function in CHG_CONFIG
4	CHG_CONFIG	1	R/W	by REG_RST by Watchdog	0 - Charge Disable 1 - Charge Enable	Default: Charge Battery (1) Note: 1. Charge is enabled when both CE pin is pulled low AND CHG_CONFIG bit is 1.
3	SYS_MIN[2]	1	R/W	by REG_RST		000: 2.6 V
2	SYS_MIN[1]	0	R/W	by REG_RST		001: 2.8 V 010: 3 V
1	SYS_MIN[0]	1	R/W	by REG_RST	System Minimum Voltage	011: 3.2 V 100: 3.4 V 101: 3.5 V 110: 3.6 V 111: 3.7 V Default: 3.5 V (101)
0	MIN_V _{BAT} _SEL	0	R/W	by REG_RST	0 - 2.8 V BAT falling, 1 - 2.5 V BAT falling	Minimum battery voltage for OTG mode. Default falling 2.8 V (0); Rising threshold 3.0 V (0)

8.6.3 REG02

表 8-9. REG02 Field Descriptions

Bit	Field	POR	Type	Reset	Description	Comment
7	BOOST_LIM	1	R/W	by REG_RST by Watchdog	0 - 0.5 A 1 - 1.2 A	Default: 1.2 A (1) Note: The current limit options listed are minimum current limit specs.
6	Q1_FULLON	0	R/W	by REG_RST	0 - Use higher Q1 RDSON when programmed IINDPM < 700mA (better accuracy) 1 - Use lower Q1 RDSON always (better efficiency)	In boost mode, full FET is always used and this bit has no effect
5	ICHG[5]	1	R/W	by REG_RST by Watchdog	1920 mA	
4	ICHG[4]	0	R/W	by REG_RST by Watchdog	960 mA	Fast Charge Current Default: 2040 mA (100010)
3	ICHG[3]	0	R/W	by REG_RST by Watchdog	480 mA	Range: 0 mA (0000000) - 3000 mA (110010)
2	ICHG[2]	0	R/W	by REG_RST by Watchdog	240 mA	Note: I _{CHG} = 0 mA disables charge. I _{CHG} > 3000 mA (110010 clamped to register value 3000 mA (110010))
1	ICHG[1]	1	R/W	by REG_RST by Watchdog	120 mA	
0	ICHG[0]	0	R/W	by REG_RST by Watchdog	60 mA	

8.6.4 REG03

表 8-10. REG03 Field Descriptions

Bit	Field	POR	Туре	Reset	Description	Comment
7	IPRECHG[3]	0	R/W	by REG_RST by Watchdog	480 mA	
6	IPRECHG[2]	0	R/W	by REG_RST by Watchdog	240 mA	Precharge Current Default: 180 mA (0010) Offset: 60 mA
5	IPRECHG[1]	1	R/W	by REG_RST by Watchdog	120 mA	Note: IPRECHG > 780 mA clamped to 780 mA (1100)
4	IPRECHG[0]	0	R/W	by REG_RST by Watchdog	60 mA	
3	ITERM[3]	0	R/W	by REG_RST by Watchdog	480 mA	
2	ITERM[2]	0	R/W	by REG_RST by Watchdog	240 mA	Termination Current Default: 180 mA (0010) Offset: 60 mA
1	ITERM[1]	1	R/W	by REG_RST by Watchdog	120 mA	Note: ITERM > 780 mA clamped to 780 mA(1100)
0	ITERM[0]	0	R/W	by REG_RST by Watchdog	60 mA	

8.6.5 REG04

表 8-11. REG04 Field Descriptions

Bit	Field	POR	Туре	Reset	Description	Comment
7	VREG[4]	0	R/W	by REG_RST by Watchdog	512 mV	Charge Voltage
6	VREG[3]	1	R/W	by REG_RST by Watchdog	256 mV	Offset: 3.856 V Range: 3.856 V to 4.624 V (11000)
5	VREG[2]	0	R/W	by REG_RST by Watchdog	128 mV	Default: 4.208 V (01011) Special Value:
4	VREG[1]	1	R/W	by REG_RST by Watchdog	64 mV	(01111): 4.352 V Note: Value above 11000 (4.624 V)
3	VREG[0]	1	R/W	by REG_RST by Watchdog	32 mV	is clamped to register value 11000 (4.624 V)
2	TOPOFF_TIMER[1]	0	R/W	by REG_RST by Watchdog	00 - Disabled (Default) 01 - 15 minutes	The extended time following the termination condition is met. When
1	TOPOFF_TIMER[0]	0	R/W	by REG_RST by Watchdog	10 - 30 minutes 11 - 45 minutes	disabled, charge terminated when termination conditions are met
0	VRECHG	0	R/W	by REG_RST by Watchdog	0 - 100 mV 1 - 200 mV	Recharge threshold Default: 100 mV (0)



8.6.6 REG05

表 8-12. REG05 Field Descriptions

Bit	Field	POR	Type	Reset	Description	Comment
7	EN_TERM	1	R/W	by REG_RST by Watchdog	0 - Disable 1 - Enable	Default: Enable termination (1)
6	OVPFET_DIS	0	R/W	by REG_RST by Watchdog	0 - Enable OVPFET 1 - Disable OVPFET	Default: Enable OVPFET (0) Note: This bit only takes effect when EN_HIZ bit is active
5	WATCHDOG[1]	0	R/W	by REG_RST by Watchdog	00 - Disable timer, 01 - 40 s, 10	Default: 40 s (01)
4	WATCHDOG[0]	1	R/W	by REG_RST by Watchdog	- 80 s,11 - 160 s	Delault. 40 S (01)
3	EN_TIMER	1	R/W	by REG_RST by Watchdog	0 - Disable 1 - Enable both fast charge and precharge timer	Default: Enable (1)
2	CHG_TIMER	1	R/W	by REG_RST by Watchdog	0 - 5 hrs 1 - 10 hrs	Default: 10 hours (1)
1	TREG	1	R/W	by REG_RST by Watchdog	Thermal Regulation Threshold: 0 - 90°C 1 - 110°C	Default: 110°C (1)
0	JEITA_ISET (0C-10C)	1	R/W	by REG_RST by Watchdog	0 - 50% of ICHG 1 - 20% of ICHG	Default: 20% (1)

8.6.7 REG06

表 8-13. REG06 Field Descriptions

Bit	Field	POR	Type	Reset	Description	Comment
7	OVP[1]	0	R/W	by REG_RST		VAC OVP threshold:
6	OVP[0]	1	R/W	by REG_RST	Default: 6.5 V (01)	00 - 5.5 V 01 - 6.5 V (5-V input) 10 - 10.5 V (9-V input) 11 - 14 V (12-V input)
5	BOOSTV[1]	1	R/W	by REG_RST		Boost Regulation Voltage:
4	BOOSTV[0]	0	R/W	by REG_RST		00 - 4.85 V 01 - 5.00 V 10 - 5.15 V 11 - 5.30 V
3	VINDPM[3]	0	R/W	by REG_RST	800 mV	Absolute VINDPM Threshold
2	VINDPM[2]	1	R/W	by REG_RST	400 mV	Offset: 3.9 V Range: 3.9 V (0000) - 5.4 V (1111) Default: 4.5 V (0110)
1	VINDPM[1]	1	R/W	by REG_RST	200 mV	
0	VINDPM[0]	0	R/W	by REG_RST	100 mV	



8.6.8 REG07

表 8-14. REG07 Field Descriptions

Bit	Field	POR	Type	Reset	Description	Comment
7	IINDET_EN	0	R/W	by REG_RST by Watchdog	0 - Not in D+/D - detection (or PSEL detection); 1 - Force D+/D - detection	Default: Not in DPDM detection (0) Note: For PSEL part, reads PSEL pin value
6	TMR2X_EN	1	R/W	by REG_RST by Watchdog	0 - Disable 1 - Safety timer slowed by 2X during input DPM (both V and I) or JEITA cool, or thermal regulation	
5	BATFET_DIS	0	R/W	by REG_RST	0 - Allow Q4 turn on, 1 - Turn off Q4 with t _{BATFET_DLY} delay time (REG07[3])	Default: Allow Q4 turn on(0)
4	JEITA_VSET (45C-60C)	0	R/W	by REG_RST by Watchdog	0 - Set Charge Voltage to 4.1V (max), 1 - Set Charge Voltage to VREG	
3	BATFET_DLY	1	R/W	by REG_RST	0 - Turn off BATFET immediately when BATFET_DIS bit is set 1 - Turn off BATFET after t _{BATFET_DLY} (typ. 10 s) when BATFET_DIS bit is set	Default: 1 Turn off BATFET after t _{BATFET_DLY} (typ. 10 s) when BATFET_DIS bit is set
2	BATFET_RST_EN	1	R/W	by REG_RST by Watchdog	0 - Disable BATFET reset function 1 - Enable BATFET reset function	Default: 1 Enable BATFET reset function
1	VDPM_BAT_TRACK[1]	0	R/W	by REG_RST	00 - Disable function (VINDPM	Sets VINDPM to track BAT voltage.
0	VDPM_BAT_TRACK[0]	0	R/W	by REG_RST	set by register) 01 - VBAT + 200 mV 10 - VBAT + 250 mV 11 - VBAT + 300 mV	Actual VINDPM is higher of register value and VBAT + VDPM_BAT_TRACK

8.6.9 REG08

表 8-15. REG08 Field Descriptions

Bit	Field	POR	Туре	Reset	Description
7	VBUS_STAT[2]	х	R	NA	VBUS Status register
6	VBUS_STAT[1]	Х	R	NA	BQ25600D 000: No input
5	VBUS_STAT[0]	х	R	NA	001: USB Host SDP 010: USB CDP: (1.5A) 011: USB DCP (2.4 A) 101: Unknown Adapter (500 mA) 110: Non-Standard Adapter (1A/2A/2.1A/2.4A) 111: OTG BQ25600 000 - No input 001 - USB Host SDP (500 mA) → PSEL HIGH 011 - Adapter 2.4 A → PSEL LOW 111 - OTG Software current limit is reported in IINDPM register
4	CHRG_STAT[1]	х	R	NA	Charging status:
3	CHRG_STAT[0]	х	R	NA	00 - Not Charging 01 - Pre-charge (< V _{BATLOWV}) 10 - Fast Charging 11 - Charge Termination
2	PG_STAT	х	R	NA	Power Good status: 0 - Power Not Good 1 - Power Good
1	THERM_STAT	х	R	NA	0 - Not in thermal regulation 1 - In thermal regulation
0	VSYS_STAT	х	R	NA	0 - Not in V _{SYS_MIN} regulation (BAT > V _{SYS_MIN}) 1 - In V _{SYS_MIN} regulation (BAT < V _{SYS_MIN})

LEGEND: R/W = Read/Write



8.6.10 REG09

表 8-16. REG09 Field Descriptions

Bit	Field	POR	Type	Reset	Description
7	WATCHDOG_FAULT	х	R	NA	0 - Normal, 1- Watchdog timer expiration
6	BOOST_FAULT	х	R	NA	0 - Normal, 1 - VBUS overloaded in OTG, or VBUS OVP, or battery is too low (any conditions that cannot start boost function)
5	CHRG_FAULT[1]	х	R	NA	00 - Normal, 01 - input fault (VAC OVP or VBAT < VBUS < 3.8 V), 10
4	CHRG_FAULT[0]	х	R	NA	- Thermal shutdown, 11 - Charge Safety Timer Expiration
3	BAT_FAULT	х	R	NA	0 - Normal, 1 - BATOVP
2	NTC_FAULT[2]	х	R	NA	JEITA
1	NTC_FAULT[1]	х	R	NA	000 - Normal, 010 - Warm, 011 - Cool, 101 - Cold, 110 - Hot (Buck mode)
0	NTC_FAULT[0]	х	R	NA	000 - Normal, 101 - Cold, 110 - Hot (Boost mode)

8.6.11 REG0A

表 8-17. REG0A Field Descriptions

Bit	Field	POR	Type	Reset	Description
7	VBUS_GD	x	R	NA	0 - Not VBUS attached, 1 - VBUS Attached
6	VINDPM_STAT	х	R	NA	0 - Not in VINDPM, 1 - in VINDPM
5	IINDPM_STAT	х	R	NA	0 - Not in IINDPM, 1 - in IINDPM
4	Reserved	х	R	NA	
3	TOPOFF_ACTIVE	х	R	NA	0 - Top off timer not counting. 1 - Top off timer counting
2	ACOV_STAT	х	R	NA	0 - Device is NOT in ACOV 1 - Device is in ACOV
1	VINDPM_INT_ MASK	0	R/W	by REG_RST	0 - Allow VINDPM INT pulse 1 - Mask VINDPM INT pulse
0	IINDPM_INT_ MASK	0	R/W	by REG_RST	0 - Allow IINDPM INT pulse 1 - Mask IINDPM INT pulse

8.6.12 REG0B

表 8-18. REG0B Field Descriptions

Bit	Field	POR	Type	Reset	Description
7	REG_RST	0	R/W	NA	Register reset 0 - Keep current register setting 1 - Reset to default register value and reset safety timer Note: Bit resets to 0 after register reset is completed
6	PN[3]	х	R	NA	
5	PN[2]	х	R	NA	BQ25600: 0000
4	PN[1]	х	R	NA	BQ25600D: 0001
3	PN[0]	х	R	NA	
2	Reserved	х	R	NA	
1	DEV_REV[1]	х	R	NA	
0	DEV_REV[0]	х	R	NA	

LEGEND: R/W = Read/Write; R = Read only

9 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Application Information

A typical application consists of the device configured as an I²C controlled power path management device and a single cell battery charger for Li-lon and Li-polymer batteries used in a wide range of Smartphone and other portable devices. It integrates an input reverse-block FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and battery FET (BATFET Q4) between the system and battery. The device also integrates a bootstrap diode for the high-side gate drive.

9.2 Typical Application




图 9-1. Power Path Management Application




图 9-2. BQ25600D Applications Diagram

9.2.1 Design Requirements

表 9-1. Design Parameters

PARAMETER	VALUE					
VBUS voltage range	4 V to 13.5 V					
Input current limit (REG00[4:0])	3.2 A					
Fast charge current limit (REG02[5:0])	2.4 A					
Minimum system voltage (REG01[3:1])	3.5 V					
Battery regulation voltage (REG04[7:3])	4.2 V					

9.2.2 Detailed Design Procedure

9.2.2.1 Inductor Selection

The 1.5-MHz switching frequency allows the use of small inductor and capacitor values to maintain an inductor saturation current higher than the charging current (I_{CHG}) plus half the ripple current (I_{RIPPLE}):

$$I_{SAT} \geqslant I_{CHG} + (1/2) I_{RIPPLE}$$
 (3)

The inductor ripple current depends on the input voltage (V_{VBUS}), the duty cycle (D = V_{BAT}/V_{VBUS}), the switching frequency (f_S) and the inductance (L).



$$I_{RIPPLE} = \frac{V_{IN} \times D \times (1 - D)}{fs \times L}$$
(4)

The maximum inductor ripple current occurs when the duty cycle (D) is 0.5 or approximately 0.5. Usually inductor ripple is designed in the range between 20% and 40% maximum charging current as a trade-off between inductor size and efficiency for a practical design.

9.2.2.2 Input Capacitor

Design input capacitance to provide enough ripple current rating to absorb input switching ripple current. The worst case RMS ripple current is half of the charging current when duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current I_{Cin} occurs where the duty cycle is closest to 50% and can be estimated using 方程式 5.

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)}$$
(5)

Low ESR ceramic capacitor such as X7R or X5R is preferred for input decoupling capacitor and should be placed to the drain of the high-side MOSFET and source of the low-side MOSFET as close as possible. Voltage rating of the capacitor must be higher than normal input voltage level. A rating of 25 V or higher capacitor is preferred for 15-V input voltage. Capacitance of 22 μ F is suggested for typical of 3-A charging current.

9.2.2.3 Output Capacitor

Ensure that the output capacitance has enough ripple current rating to absorb the output switching ripple current. 方程式 6 shows the output capacitor RMS current I_{COUT} calculation.

$$I_{COUT} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE}$$
(6)

The output capacitor voltage ripple can be calculated as follows:


$$\Delta V_{O} = \frac{V_{OUT}}{8LCfs^{2}} \left(1 - \frac{V_{OUT}}{V_{IN}} \right)$$
(7)

At certain input and output voltage and switching frequency, the voltage ripple can be reduced by increasing the output filter LC.


The charger device has internal loop compensation optimized for >20- μ F ceramic output capacitance. The preferred ceramic capacitor is 10-V rating, X7R or X5R.




9.2.3 Application Curves








www.ti.com.cn









10 Power Supply Recommendations

In order to provide an output voltage on SYS, the BQ25600 and BQ25600D device requires a power supply between 3.9-V and 13.5-V input with at least 100-mA current rating connected to VBUS and a single-cell Li-lon battery with voltage > V_{BATUVLO} connected to BAT. The source current rating needs to be at least 3 A in order for the buck converter of the charger to provide maximum output power to SYS.

11 Layout

11.1 Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high frequency current path loop (see 11-1) is important to prevent electrical and magnetic field radiation and high frequency resonant problems.

各注

It is essential to follow this specific layout PCB order.

- 1. Place input capacitor as close as possible to PMID pin and GND pin connections and use shortest copper trace connection or GND plane.
- 2. Put output capacitor near to the inductor and the IC.
- 3. Decoupling capacitors should be placed next to the IC pins and make trace connection as short as possible.
- 4. Place inductor input terminal to SW pin as close as possible. Minimize the copper area of this trace to lower electrical and magnetic field radiation but make the trace wide enough to carry the charging current. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other trace or plane.
- 5. It is OK to connect all grounds together to reduce PCB size and improve thermal dissipation.
- 6. Try to avoid ground planes in parallel with high frequency traces in other layers.

See the EVM design for the recommended component placement with trace and via locations.

11.2 Layout Example




图 11-1. High Frequency Current Path



12 Device and Documentation Support

12.1 Device Support

12.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

12.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 4-Mar-2022

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ25600DYFFR	ACTIVE	DSBGA	YFF	30	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ25600D	Samples
BQ25600DYFFT	ACTIVE	DSBGA	YFF	30	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ25600D	Samples
BQ25600YFFR	ACTIVE	DSBGA	YFF	30	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ25600	Samples
BQ25600YFFT	ACTIVE	DSBGA	YFF	30	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ25600	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

www.ti.com 4-Mar-2022

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Jan-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ25600DYFFR	DSBGA	YFF	30	3000	180.0	8.4	2.09	2.59	0.78	4.0	8.0	Q1
BQ25600DYFFT	DSBGA	YFF	30	250	180.0	8.4	2.09	2.59	0.78	4.0	8.0	Q1
BQ25600YFFR	DSBGA	YFF	30	3000	180.0	8.4	2.09	2.59	0.78	4.0	8.0	Q1
BQ25600YFFT	DSBGA	YFF	30	250	180.0	8.4	2.09	2.59	0.78	4.0	8.0	Q1

www.ti.com 9-Jan-2023




*All dimensions are nominal

7 till dillitoriolorio di o riorrillidi							
Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ25600DYFFR	DSBGA	YFF	30	3000	210.0	185.0	35.0
BQ25600DYFFT	DSBGA	YFF	30	250	210.0	185.0	35.0
BQ25600YFFR	DSBGA	YFF	30	3000	210.0	185.0	35.0
BQ25600YFFT	DSBGA	YFF	30	250	210.0	185.0	35.0



DIE SIZE BALL GRID ARRAY




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司