





SN74AHCT1G126-Q1 SCLS505C - MAY 2003 - REVISED JULY 2023

SN74AHCT1G126-Q1 Automotive Single Bus Buffer Gate with 3-State Output

1 Features

Texas

INSTRUMENTS

- **Qualified for Automotive Applications**
- Operating Range of 3 V to 5.5 V •
- Max t_{pd} of 6 ns at 5 V
- Low Power Consumption, 10-µA Max I_{CC} ٠
- ±8-mA Output Drive at 5 V
- Inputs Are TTL-Voltage Compatible

2 Description

The SN74AHCT1G126 is a single bus buffer gate/line driver with 3-state output.

Package Information

PART NUMBER	PACKAGE ¹	PACKAGE SIZE ²
SN74AHCT1G126-Q1	DCK (SOT-SC70, 5)	2 mm x 1.25 mm

- 1. For all available packages, see the orderable addendum at the end of the data sheet.
- 2. The package size (length × width) is a nominal value and includes pins, where applicable.




Figure 2-1. Logic Diagram (Positive Logic)





Table of Contents

1 Features1	6 Parameter Measurement Information	7
2 Description1	7 Detailed Description	
3 Revision History	7.1 Overview	8
4 Pin Configuration and Functions	7.2 Functional Block Diagram	8
5 Specifications4	7.3 Device Functional Modes	8
5.1 Absolute Maximum Ratings4	8 Device and Documentation Support	9
5.2 ESD Ratings4	8.1 Documentation Support (Analog)	9
5.3 Recommended Operating Conditions4	8.2 Receiving Notification of Documentation Updates	9
5.4 Thermal Information5	8.3 Support Resources	9
5.5 Electrical Characteristics5	8.4 Trademarks	9
5.6 Switching Characteristics, V_{CC} = 3 V ± 0.3 V5	8.5 Electrostatic Discharge Caution	9
5.7 Switching Characteristics, V _{CC} = 5 V ± 0.5 V6	8.6 Glossary	9
5.8 Operating Characteristics	9 Mechanical, Packaging, and Orderable Information	9

3 Revision History

Cł	hanges from Revision B (February 2008) to Revision C (July 2023)	Page
•	Added Package Information table, Pin Functions table, ESD Ratings table, Thermal Information table, L	Device
	Functional Modes, Device and Documentation Support section, and Mechanical, Packaging, and Order	able
	Information section	1
•	Updated thermal values for DCK package from $R\theta JA = 252$ to 293.4, all values in °C/W	<mark>5</mark>



4 Pin Configuration and Functions



Figure 4-1. DCK Package (Top View)

PIN		ТҮРЕ	DESCRIPTION			
NO.	NAME	1175	DESCRIPTION			
1	OE	I	Output Enable			
2	A	I	Input A			
3	GND	—	Ground Pin			
4	Y	0	Output Y			
5	V _{CC}	—	Power Pin			



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
V _I ¹	Input voltage range		-0.5	7	V
V _O ¹	Output voltage range		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	(V ₁ < 0)		-20	mA
I _{OK}	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±20	mA
I _O	Continuous output current	$(V_{O} = 0 \text{ to } V_{CC})$		±25	mA
	Continuous current through $V_{CC} \mbox{ or } GND$			±50	mA
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 ESD Ratings

			VALUE	UNIT	
V	Electrostatic discharge	Human body model (HBM) ⁽¹⁾	±2000	V	
V _(ESD)		Charged device model (CDM)	±1000	v	

(1) AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over recommended operating free-air temperature range (unless otherwise noted)¹

			MIN	MAX	UNIT
V _{CC}	Supply voltage		3	5.5	V
VIH	High-level input voltage	V _{CC} = 3.0 V	1.4		V
۷IH	ngn-level input voltage	V_{CC} = 4.5 V to 5.5 V	2		v
VIL	Low-level input voltage	V _{CC} = 3.0 V		0.53	V
		V_{CC} = 4.5 V to 5.5 V		0.8	v
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
I _{OH}	High-level output current			-8	mA
I _{OL}	Low-level output current			8	mA
Δt/Δv	Input transition rise or fall rate			20	ns/V
T _A	Operating free-air temperature		-40	125	°C

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



5.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DCK (SC70)	UNIT
		5 PINS	UNIT
R _θ	JA Junction-to-ambient thermal resistance	293.4	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	R TEST CONDITIONS		V _{cc}	T _A = 25°C			MIN	мах	UNIT	
FARAMETER			VCC €	MIN	TYP	MAX		IVIAA	UNIT	
	L = 50A			3 V	2.9	3		2.9		
N	I _{OH} = –50 μA			4.5 V	4.4	4.5		4.4		v
V _{OH}	I _{OH} =4 mA			3 V	2.58			2.34		v
	I _{OH} =8 mA			4.5 V	3.94			3.66		
	I _{OL} = 50 μA			3 V and 4.5 V			0.1		0.1	
V _{OL}	I _{OL} = 4 mA			3 V			0.36		0.52	V
	I _{OL} = 8 mA			4.5 V			0.36		0.52	
I _I	$V_{I} = 5.5 V \text{ or GND}$			0 V to 5.5 V			±0.1		±1	μA
I _{OZ}	$V_0 = V_{CC}$ or GND			5.5 V			±0.25		±2.5	μA
I _{CC}	$V_{I} = V_{CC}$ or GND,	I _O = 0,	OE high or low	3 V and 5.5 V			1		10	μA
$\Delta I_{CC}^{(1)}$	One input at 3.4 V,	Other in	out at V _{CC} or GND	5.5 V			1.35		1.5	mA
Ci	$V_{I} = V_{CC}$ or GND			5 V		4	10		10	pF
Co	$V_0 = V_{CC}$ or GND			5 V		10				pF

(1) This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

5.6 Switching Characteristics, V_{CC} = 3 V ± 0.3 V

over recommended operating free-air temperature range, V_{CC} = 3 V ± 0.3 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD	TA	= 25°C		MIN MAX	UNIT
FARAMETER		10 (001701)	CAPACITANCE	MIN	TYP	MAX		UNIT
t _{PLH}	A	Y	C _L = 15 pF		5.6	8	12	ns
t _{PHL}		I			5.6	8	12	115
t _{PZH}	ŌE	Y	C _L = 15 pF		5.4	8	11.5	ns
t _{PZL}		I	CL = 15 pr		5.4	8	11.5	115
t _{PHZ}	OE	Y	C _L = 15 pF		6.5	9.7	14.5	ns
t _{PLZ}		I	CL = 15 pr		6.5	9.7	14.5	115
t _{PLH}	A	Y	C _L = 50 pF		8.1	11.5	16	20
t _{PHL}		T	CL - 50 PF		8.1	11.5	16	ns
t _{PZH}	ŌĒ	Y	C _L = 50 pF		7.9	11.5	15	20
t _{PZL}		T	CL - 50 PF		7.9	11.5	15	ns
t _{PHZ}	OE	Y	C _L = 50 pF		8	13.2	18	20
t _{PLZ}		r			8	13.2	18	ns



5.7 Switching Characteristics, V_{CC} = 5 V \pm 0.5 V

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		T	₄ = 25°C		MIN MAX	UNIT			
PARAWETER		10 (001901)	LOAD CAPACITANCE	MIN	TYP	MAX		UNIT			
t _{PLH}	A	Y	C _L = 15 pF		3.8	5.5	8.5	ns			
t _{PHL}	A	I	0L - 13 pr		3.8	5.5	8.5	115			
t _{PZH}	OE	Y	C _L = 15 pF		3.6	5.1	7.5	ns			
t _{PZL}		I	0 <u></u> - 13 pi		3.6	5.1	7.5	115			
t _{PHZ}	OE	Y	C _L = 15 pF		4.8	6.8	10	ns			
t _{PLZ}	UL	I	CL = 13 pr		4.8	6.8	10	115			
t _{PLH}	A	Y	C _L = 50 pF		5.3	7.5	10.5	ns			
t _{PHL}		I	CL - 30 pr		5.3	7.5	10.5	115			
t _{PZH}	OE	Y	C _L = 50 pF		5.1	7.1	9.5	ns			
t _{PZL}	UL	r	I	1		$C_L = 50 \text{ pr}$		5.1	7.1	9.5	115
t _{PHZ}	OE	Y	C _L = 50 pF		7	8.8	12	ns			
t _{PLZ}		I	0L - 30 pr		7	8.8	12	115			


5.8 Operating Characteristics

V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST CONDITIONS	ТҮР	UNIT
C _{pd}	Power dissipation capacitance	No load, f = 1 MHz	14	pF



6 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit and Voltage Waveforms

TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{CC}
t _{PHZ} /t _{PZH}	GND
Open Drain	V _{CC}



7 Detailed Description

7.1 Overview

The SN74AHCT1G126 is a single bus buffer gate/line driver with 3-state output. The output is disabled when the output-enable (OE) input is low. When OE is high, true data is passed from the A input to the Y output.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

7.2 Functional Block Diagram




Figure 7-1. Logic Diagram (Positive Logic)

7.3 Device Functional Modes

INP	UTS	OUTPUT					
OE	A	Y					
Н	н	Н					
Н	L	L					
L	X	Z					

Table 7-1. Function Table

8 Device and Documentation Support

8.1 Documentation Support (Analog)

8.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 6-1. Related Links										
PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY					
SN74AHCT1G126- Q1	Click here	Click here	Click here	Click here	Click here					

Table 9.1 Polated Links

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Subscribe to updates to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own guestion to get the guick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		QLY	(2)	(6)	(3)		(4/5)	
CAHCT1G126QDCKRG4	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNU	Samples
CAHCT1G126QDCKRG4Q	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNS	Samples
CAHCT1G126QDCKRQ1	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNS	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AHCT1G126-Q1 :

• Catalog : SN74AHCT1G126

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



Texas


STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All o	dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CA	HCT1G126QDCKRG4	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jul-2023



*All	dimensions	are	nominal	
------	------------	-----	---------	--

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CAHCT1G126QDCKRG4	SC70	DCK	5	3000	200.0	183.0	25.0


DCK0005A



PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.



DCK0005A

EXAMPLE BOARD LAYOUT

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DCK0005A

EXAMPLE STENCIL DESIGN

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)



^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{7.} Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated