

# CDx4HC112、CDx4HCT112 具有设置与复位功能的双路负边沿触发式 J-K 触发器

## 1 特性

- 时钟输入迟滞，改进了抗噪性能并增加了输入上升和下降时间
- 异步设置与复位
- 互补输出
- 缓冲输入
- $V_{CC} = 5V$ 、 $C_L = 15pF$  且  $T_A = 25^\circ C$  时的  $f_{MAX}$  典型值为 60MHz
- 扇出 (在温度范围内)
  - 标准输出：10 个 LSTTL 负载
  - 总线驱动器输出：15 个 LSTTL 负载
- 宽工作温度范围：-55°C 至 +125°C
- 平衡的传播延迟及转换时间
- 与 LSTTL 逻辑 IC 相比，功耗显著降低
- HC 类型
  - 工作电压为 2V 至 6V
  - 高抗噪性：当  $V_{CC} = 5V$  时， $N_{IL} = 30\%$ ， $N_{IH} = V_{CC}$  的 30%
- HCT 类型
  - 工作电压为 4.5V 至 5.5V
  - 直接 LSTTL 输入逻辑兼容性， $V_{IL} = 0.8V$  (最大值)， $V_{IH} = 2V$  (最小值)
  - CMOS 输入兼容性，当电压为  $V_{OL}$ 、 $V_{OH}$  时， $I_i \leq 1\mu A$

## 2 说明

'HC112 和 'HCT112 采用硅栅 CMOS 技术，可实现相当于 LSTTL 器件的运行速度；具有标准 CMOS 集成电路的低功耗特性，并能够驱动 10 个 LSTTL 负载。


这些触发器具有独立的 J、K、 $\overline{PRE}$ 、 $\overline{CLR}$  和时钟输入以及 Q 和  $\overline{Q}$  输出，会在时钟脉冲发生负向转换时更改状态。 $\overline{PRE}$  和  $\overline{CLR}$  均由低电平输入异步实现。

该 HCT 系列逻辑器件与标准 LS 系列逻辑器件功能和引脚兼容。

### 封装信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 (标称值)
CD54HC112F3A	CDIP (16)	24.38mm × 6.92mm
CD74HC112M96	SOIC (16)	9.90mm × 3.90mm
CD74HC112E	PDIP (16)	19.31mm × 6.35mm
CD74HCT112E	PDIP (16)	19.31mm × 6.35mm
CD74HC112NSR	SO (16)	6.20mm × 5.30mm
CD74HC112PW	TSSOP (16)	5.00mm × 4.40mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



功能图



## Table of Contents

<b>1 特性</b> .....	1	7.2 Functional Block Diagram.....	10
<b>2 说明</b> .....	1	7.3 Device Functional Modes.....	10
<b>3 Revision History</b> .....	2	<b>8 Power Supply Recommendations</b> .....	11
<b>4 Pin Configuration and Functions</b> .....	3	<b>9 Layout</b> .....	11
<b>5 Specifications</b> .....	4	9.1 Layout Guidelines.....	11
5.1 Absolute Maximum Ratings.....	4	<b>10 Device and Documentation Support</b> .....	12
5.2 Recommended Operating Conditions.....	4	10.1 接收文档更新通知.....	12
5.3 Thermal Information.....	4	10.2 支持资源.....	12
5.4 Electrical Characteristics.....	5	10.3 Trademarks.....	12
5.5 Prerequisite for Switching Characteristics.....	6	10.4 Electrostatic Discharge Caution.....	12
5.6 Switching Characteristics.....	7	10.5 术语表.....	12
<b>6 Parameter Measurement Information</b> .....	8	<b>11 Mechanical, Packaging, and Orderable Information</b> .....	12
<b>7 Detailed Description</b> .....	10		
7.1 Overview.....	10		


### 3 Revision History

注：以前版本的页码可能与当前版本的页码不同

<b>Changes from Revision I (January 2022) to Revision J (October 2022)</b>	<b>Page</b>
• Increased $R_{\theta JA}$ for packages: D (73 to 117.2); N (67 to 69.3); NS (64 to 88.4); PW (108 to 137.5).....	4

<b>Changes from Revision H (October 2003) to Revision I (January 2022)</b>	<b>Page</b>
• 更新了整个文档中的编号、格式、表格、图和交叉参考，以反映现代数据表标准.....	1
• Updated pin names to match current standards. $\overline{CP}$ is now CLK; $\overline{S}$ is now $\overline{PRE}$ ; $\overline{1R}$ is now $\overline{1CLR}$ ; $\overline{2R}$ is now $\overline{2CLR}$ ; $\overline{2CP}$ is now $\overline{2CLK}$ ; $\overline{2S}$ is now $\overline{2PRE}$ .....	3

## 4 Pin Configuration and Functions



**J, N, D, NS, or PW package**  
**16-Pin CDIP, PDIP, SOIC, SO, TSSOP**  
**Top View**

## 5 Specifications

### 5.1 Absolute Maximum Ratings

(1)			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		- 0.5	7	V
I <sub>IK</sub>	Input diode current	For V <sub>I</sub> < -0.5 V or V <sub>I</sub> > V <sub>CC</sub> + 0.5 V		± 20	mA
I <sub>O</sub>	Drain current, per output	For -0.5 V < V <sub>O</sub> < V <sub>CC</sub> + 0.5 V		± 25	mA
I <sub>OK</sub>	Output diode current	For V <sub>O</sub> < -0.5 V or V <sub>O</sub> > V <sub>CC</sub> + 0.5 V		± 20	mA
I <sub>O</sub>	Output source or sink current per output pin	For V <sub>O</sub> > -0.5 V or V <sub>O</sub> < V <sub>CC</sub> + 0.5 V		± 25	mA
I <sub>CC</sub>	Continuous current through V <sub>CC</sub> or GND			± 50	mA
T <sub>J</sub>	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature range		- 65	150	°C
	Lead temperature (Soldering 10s)			300	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 5.2 Recommended Operating Conditions

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range	HC types	2	6	V
		HCT types	4.5	5.5	
V <sub>I</sub> , V <sub>O</sub>	Input or output voltage		0	V <sub>CC</sub>	V
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall time	2 V		1	ms
		4.5 V		1	
		6 V		1	
T <sub>A</sub>	Temperature range		- 55	125	°C

### 5.3 Thermal Information

THERMAL METRIC		D (SOIC)	N (PDIP)	NS (SO)	PW (TSSOP)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance <sup>(1)</sup>	117.2	69.3	88.4	137.5	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	77.2	61.8	46	75.3	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	75.6	49.3	50.6	82.2	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	38.1	34.6	13	25.1	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	75.3	49	50.2	81.8	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.

## 5.4 Electrical Characteristics

PARAMETER		TEST CONDITIONS <sup>(2)</sup>	V <sub>CC</sub> (V)	25°C			- 40°C to 85°C		- 55°C to 125°C		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<b>HC TYPES</b>											
V <sub>IH</sub>	High level input voltage		2	1.5		1.5		1.5			V
			4.5	3.15		3.15		3.15			
			6	4.2		4.2		4.2			
V <sub>IL</sub>	Low level input voltage		2		0.5		0.5		0.5		V
			4.5		1.35		1.35		1.35		
			6		1.8		1.8		1.8		
V <sub>OH</sub>	High level output voltage	I <sub>OH</sub> = - 20 μA	2	1.9		1.9		1.9			V
			4.5	4.4		4.4		4.4			
			6	5.9		5.9		5.9			
	High level output voltage	I <sub>OH</sub> = - 4 mA	4.5	3.98		3.84		3.7			
6			5.48		5.34		5.2				
	V <sub>OL</sub>	Low level output voltage		I <sub>OL</sub> = 20 μA	2		0.1		0.1		0.1
4.5					0.1		0.1		0.1		
6					0.1		0.1		0.1		
Low level output voltage		I <sub>OL</sub> = 4 mA	4.5		0.26		0.33		0.4		
	6		5.2 mA		0.26		0.33		0.4		
I <sub>I</sub>		Input leakage current		V <sub>CC</sub> or GND	6		±0.1		±1		±1
I <sub>CC</sub>	Supply current	V <sub>CC</sub> or GND	6		4		40		80	μA	
<b>HCT TYPES</b>											
V <sub>IH</sub>	High level input voltage		4.5 to 5.5	2			2		2		V
V <sub>IL</sub>	Low level input voltage		4.5 to 5.5		0.8		0.8		0.8		V
V <sub>OH</sub>	High level output voltage	I <sub>OH</sub> = - 20 μA	4.5	4.4		4.4		4.4			V
	High level output voltage	I <sub>OH</sub> = - 4 mA	4.5	3.98		3.84		3.7			
V <sub>OL</sub>	Low level output voltage	I <sub>OL</sub> = 20 μA	4.5		0.1		0.1		0.1		V
	Low level output voltage	I <sub>OL</sub> = 4 mA	4.5		0.26		0.33		0.4		
I <sub>I</sub>	Input leakage current	V <sub>CC</sub> and GND	5.5		±0.1		±1		±1	μA	
I <sub>CC</sub>	Supply current	V <sub>CC</sub> and GND	5.5		4		40		80	μA	
ΔI <sub>CC</sub> <sup>(1)</sup>	Additional supply current per input pin	1PRE, 2PRE inputs held at V <sub>CC</sub> -2.1	4.5 to 5.5		100	180		225		245	μA
		1K, 2K inputs held at V <sub>CC</sub> -2.1	4.5 to 5.5		100	216		270		294	μA
		1CLR, 2CLR inputs held at V <sub>CC</sub> -2.1	4.5 to 5.5		100	234		292.5		318.5	μA
		1J, 2J, 1CLK, 2CLK inputs held at V <sub>CC</sub> -2.1	4.5 to 5.5		100	360		450		490	μA

(1) For dual-supply systems theoretical worst case (V<sub>I</sub> = 2.4 V, V<sub>CC</sub> = 5.5 V) specification is 1.8 mA.

(2)  $V_I = V_{IH}$  or  $V_{IL}$ , unless otherwise noted.

### 5.5 Prerequisite for Switching Characteristics

PARAMETER		V <sub>CC</sub> (V)	25°C			- 40°C to 85°C		- 55°C to 125°C		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<b>HC TYPES</b>										
t <sub>W</sub>	Pulse width CLK	2	80			100		120		ns
		4.5	16			20		24		
		6	14			17		20		
t <sub>W</sub>	Pulse width $\overline{\text{CLR}}$ , PRE	2	80			100		120		ns
		4.5	16			20		24		
		6	14			17		20		
t <sub>SU</sub>	Setup time J, K, to CLK	2	80			100		120		ns
		4.5	16			20		24		
		6	14			17		20		
t <sub>H</sub>	Hold time J, K, to CLK	2	0			0		0		ns
		4.5	0			0		0		
		6	0			0		0		
t <sub>REM</sub>	Removal time $\overline{\text{CLR}}$ to CLK, PRE to CLK	2	80			100		120		ns
		4.5	16			20		24		
		6	14			17		20		
f <sub>MAX</sub>	CLK frequency	2	6			5		4		MHz
		4.5	30			25		20		
		6	35			29		23		
<b>HCT TYPES</b>										
t <sub>SU</sub>	Pulse width CLK	4.5	16			20		24		ns
t <sub>W</sub>	Pulse width $\overline{\text{CLR}}$ , PRE	4.5	18			23		27		ns
t <sub>H</sub>	Setup time J, K, to CLK	4.5	16			20		24		ns
t <sub>REM</sub>	Hold time J, K, to CLK	4.5	3			3		3		ns
t <sub>W</sub>	Removal time $\overline{\text{CLR}}$ to CLK, PRE to CLK	4.5	20			25		30		ns
f <sub>MAX</sub>	CLK frequency	4.5	30			25		20		MHz

## 5.6 Switching Characteristics

 $t_r, t_f = 6 \text{ ns}$ 

PARAMETER		V <sub>CC</sub> (V)	25°C			- 40°C to 85°C		- 55°C to 125°C		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<b>HC TYPES</b>										
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay, CLK to Q, $\bar{Q}$	2		175		220		265	ns	
		4.5		14 <sup>(3)</sup>	35		44	53		
		6			30		37	45		
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay, PRE to Q, $\bar{Q}$	2		155		195		235	ns	
		4.5		13 <sup>(3)</sup>	31		39	47		
		6			26		33	40		
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay, CLR to Q, $\bar{Q}$	2		180		225		270	ns	
		4.5		15 <sup>(3)</sup>	36		45	54		
		6			31		38	46		
t <sub>TLH</sub> , t <sub>THL</sub>	Output transition time	2		75		95		110	ns	
		4.5		15		19		22		
		6		13		16		19		
C <sub>I</sub>	Input capacitance			10		10		10	pF	
f <sub>MAX</sub>	CLK frequency	5		60 <sup>(3)</sup>					MHz	
C <sub>PD</sub>	Power dissipation capacitance <sup>(1) (2)</sup>	5		12 <sup>(4)</sup>					pF	
<b>HCT TYPES</b>										
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay, CLK to Q, $\bar{Q}$	4.5		14 <sup>(3)</sup>	35		44		53	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay, PRE to Q, $\bar{Q}$	4.5		13 <sup>(3)</sup>	32		40		48	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay, CLR to Q, $\bar{Q}$	4.5		14 <sup>(3)</sup>	37		46		56	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Output transition time	4.5		15		19		22	ns	
C <sub>I</sub>	Input capacitance			10		10		10	pF	
f <sub>MAX</sub>	CLK frequency	5		60 <sup>(3)</sup>					MHz	
C <sub>PD</sub>	Power dissipation capacitance <sup>(1) (2)</sup>	5		20 <sup>(4)</sup>					pF	

(1) C<sub>PD</sub> is used to determine the dynamic power consumption, per flip-flop.

(2)  $P_D = C_{PD} V_{CC}^2 f_i + \sum C_L f_o$  where  $f_i$  = input frequency,  $f_o$  = output frequency,  $C_L$  = output load capacitance,  $V_{CC}$  = supply voltage.

(3)  $C_L = 15 \text{ pF}$  and  $V_{CC} = 5 \text{ V}$ .


(4)  $V_{CC} = 5 \text{ V}$ .

## 6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_t < 6 \text{ ns}$ .


For clock inputs,  $f_{\text{max}}$  is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.




(1)  $C_L$  includes probe and test-fixture capacitance.


**图 6-1. Load Circuit for Push-Pull Outputs**



**图 6-2. Voltage Waveforms, Standard CMOS Inputs Pulse Duration**




**图 6-3. Voltage Waveforms, Standard CMOS Inputs Setup and Hold Times**



(1) The greater between  $t_{PLH}$  and  $t_{PHL}$  is the same as  $t_{pd}$ .

**图 6-4. Voltage Waveforms, Propagation Delays for Standard CMOS Inputs**



(1) The greater between  $t_r$  and  $t_f$  is the same as  $t_t$ .

**图 6-5. Voltage Waveforms, Input and Output Transition Times for Standard CMOS Inputs**






**图 6-6. Voltage Waveforms, TTL-Compatible CMOS Inputs Pulse Duration**



**图 6-7. Voltage Waveforms, TTL-Compatible CMOS Inputs Setup and Hold Times**



(1) The greater between  $t_{PLH}$  and  $t_{PHL}$  is the same as  $t_{pd}$ .

**图 6-8. Voltage Waveforms, Propagation Delays for TTL-Compatible Inputs**

## 7 Detailed Description


### 7.1 Overview

The ' HC112 and ' HCT112 utilize silicon-gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads.

These flip-flops have independent J, K,  $\overline{PRE}$ ,  $\overline{CLR}$ , and Clock inputs and Q and  $\overline{Q}$  outputs. They change state on the negative-going transition of the clock pulse.  $\overline{PRE}$  and  $\overline{CLR}$  are accomplished asynchronously by low-level inputs.

The HCT logic family is functionally and pin-compatible with the standard LS logic family.

### 7.2 Functional Block Diagram



### 7.3 Device Functional Modes

表 7-1. Truth Table<sup>(1)</sup>

INPUTS					OUTPUTS	
PRE	CLR	CLK	J	K	Q	Q
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H <sup>(2)</sup>	H <sup>(2)</sup>
H	H	-	L	L	No Change	
H	H	-	H	L	H	L
H	H	-	L	H	L	H
H	H	-	H	H	Toggle	
H	H	H	X	X	No Change	

(1) H = high level (steady state), L = low level (steady state), X = don't care, ↓ = high-to-low transition

(2) Output states unpredictable if both  $\overline{S}$  and  $\overline{R}$  go high simultaneously after both being low at the same time.

## 8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

## 9 Layout

### 9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.

## 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 10.1 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 10.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

### 10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.  
所有商标均为其各自所有者的财产。

### 10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 10.5 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8970201EA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8970201EA CD54HCT112F3A	<a href="#">Samples</a>
CD54HC112F3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8408801EA CD54HC112F3A	<a href="#">Samples</a>
CD54HCT112F3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8970201EA CD54HCT112F3A	<a href="#">Samples</a>
CD74HC112E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC112E	<a href="#">Samples</a>
CD74HC112M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC112M	<a href="#">Samples</a>
CD74HC112MT	ACTIVE	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC112M	<a href="#">Samples</a>
CD74HC112NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC112M	<a href="#">Samples</a>
CD74HC112PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ112	<a href="#">Samples</a>
CD74HC112PWRE4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ112	<a href="#">Samples</a>
CD74HCT112E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT112E	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF CD54HC112, CD54HCT112, CD74HC112, CD74HCT112 :**

- Catalog : [CD74HC112](#), [CD74HCT112](#)
- Military : [CD54HC112](#), [CD54HCT112](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC112M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC112NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD74HC112PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC112PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC112M96	SOIC	D	16	2500	340.5	336.1	32.0
CD74HC112NSR	SO	NS	16	2000	356.0	356.0	35.0
CD74HC112PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
CD74HC112PWR	TSSOP	PW	16	2000	356.0	356.0	35.0



**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
CD74HC112E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC112E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT112E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT112E	N	PDIP	16	25	506	13.97	11230	4.32



# PACKAGE OUTLINE

## NS0016A

### SOP - 2.00 mm max height

SOP



4220735/A 12/2021

#### NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.

# EXAMPLE BOARD LAYOUT

NS0016A

SOP - 2.00 mm max height

SOP



SOLDER MASK DETAILS

4220735/A 12/2021

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

NS0016A

SOP - 2.00 mm max height

SOP



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:7X


4220735/A 12/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
  - E. Reference JEDEC MS-012 variation AC.

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



4220204/A 02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



SOLDER MASK DETAILS

4220204/A 02/2017

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## MECHANICAL DATA

NS (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

J (R-GDIP-T\*\*)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



DIM \ PINS **	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)



4040083/F 03/03

- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - This package is hermetically sealed with a ceramic lid using glass frit.
  - Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
  - Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
  - The 20 pin end lead shoulder width is a vendor option, either half or full width.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2023，德州仪器 (TI) 公司