







DLP4710 ZHCSJ13B - NOVEMBER 2018 - REVISED MAY 2022

DLP4710 0.47 1080p DMD

1 特性

- 0.47 英寸 (11.93mm) 对角线微镜阵列
 - 1920 × 1080 铝制微米级微镜阵列,采用正交布
 - 微镜间距:5.4 μ m
 - 微镜倾斜(相对于平坦表面):±17°
 - 底部照明,实现最优的效率和光学引擎尺寸
 - 偏振无关型铝微镜表面
- 32 位 SubLVDS 输入数据总线
- 专用 DLP3439 显示控制器
- 专用 DLPA3000 或 DLPA3005 PMIC/LED 驱动器 确保可靠运行

2 应用

- 智能全高清 (HD) 投影仪
- 移动式附件全高清投影仪
- 无屏幕显示
- 交互式显示
- 低延迟游戏显示
- 头戴式显示器

3 说明

DLP4710 数字微镜器件 (DMD) 是一款数控微光机电系 统 (MOEMS) 空间照明调制器 (SLM)。当与适当的光学 系统配合使用时,DLP4710LC DMD 可显示非常清晰 的高质量图像或视频。此器件是 DLP4710 DMD、 **DLPC3479** 控制器和 DLPA3000/DLPA3005 驱动器所组成的芯片组的组件。 PMIC/LED DLP4710LC 外形小巧,与控制器和 PMIC/LED 驱动器 共同组成完整的系统解决方案,从而实现小尺寸、低功 耗和高分辨率的高清显示产品。


请访问 TI DLP®Pico™ 显示技术入门页,了解如何开始 使用 DLP4710。

DLP4710 生态系统包含现成的资源,可帮助用户加快 设计周期。这些资源包括可直接用于生产环境的光学模 块、光学模块制造商和设计公司。

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸 (标称值)
DLP4710	FQL (100)	24.50mm × 11mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



0.47 1080p 芯片组



Table of Contents

1 特性	1	7.5 Optical Interface and System Image Quality	
2 应用	1	Considerations	
3 说明	1	7.6 Micromirror Array Temperature Calculation	
4 Revision History	2	7.7 Micromirror Landed-On/Landed-Off Duty Cycle .	
5 Pin Configuration and Functions		8 Application and Implementation	
6 Specifications		8.1 Application Information	
6.1 Absolute Maximum Ratings		8.2 Typical Application	
6.2 Storage Conditions		9 Power Supply Recommendations	
6.3 ESD Ratings		9.1 DMD Power Supply Power-Up Procedure	
6.4 Recommended Operating Conditions		9.2 DMD Power Supply Power-Down Procedure	
6.5 Thermal Information		9.3 Power Supply Sequencing Requirements	
6.6 Electrical Characteristics		10 Layout	
6.7 Timing Requirements	12	10.1 Layout Guidelines	
6.8 Switching Characteristics		10.2 Layout Example	36
6.9 System Mounting Interface Loads		11 Device and Documentation Support	3
6.10 Physical Characteristics of the Micromirror Arr		11.1 Device Support	
6.11 Micromirror Array Optical Characteristics	20	11.2 Related Links	
6.12 Window Characteristics	21	11.3 接收文档更新通知	38
6.13 Chipset Component Usage Specification	21	11.4 支持资源	
6.14 Software Requirements		11.5 Trademarks	
7 Detailed Description	23	11.6 Electrostatic Discharge Caution	38
7.1 Overview	23	11.7 术语表	38
7.2 Functional Block Diagram	24	12 Mechanical, Packaging, and Orderable	
7.3 Feature Description	25	Information	39
7.4 Device Functional Modes	25		
4 Revision History			

Changes from Revision A (November 2021) to Revision B (May 2022)	Page
Updated Absolute Maximum Ratings disclosure to the latest TI standard	8
Updated Micromirror Array Optical Characteristics	20
Added Third-Party Products Disclaimer	37
Changes from Revision * (November 2018) to Revision A (November 2021)	Page
• 更新了整个文档中的表、图和交叉参考的编号格式	1

Updated |T_{DELTA}| MAX from 30°C to 15°C.....9



5 Pin Configuration and Functions




图 5-1. FQL Package. 100-Pin LGA. Bottom View.

表 5-1. Connector Pins

PIN ⁽¹⁾						PACKAGE NET
NAME	NO.	TYPE	SIGNAL	DATA RATE	DESCRIPTION	LENGTH ⁽²⁾ (mm)
DATA INPUTS						
D_AN(0)	G3	I	SubLVDS	Double	Data, Negative	5.01
D_AN(1)	F4	I	SubLVDS	Double	Data, Negative	2.03
D_AN(2)	E3	I	SubLVDS	Double	Data, Negative	2.41
D_AN(3)	E6	I	SubLVDS	Double	Data, Negative	4.71
D_AN(4)	J5	I	SubLVDS	Double	Data, Negative	3.23
D_AN(5)	L5	I	SubLVDS	Double	Data, Negative	3.87
D_AN(6)	G5	I	SubLVDS	Double	Data, Negative	6.32
D_AN(7)	L3	I	SubLVDS	Double	Data, Negative	1.84
D_AP(0)	H3	I	SubLVDS	Double	Data, Positive	5.01
D_AP(1)	G4	I	SubLVDS	Double	Data, Positive	2.03
D_AP(2)	E4	I	SubLVDS	Double	Data, Positive	2.41
D_AP(3)	E5	I	SubLVDS	Double	Data, Positive	4.71
D_AP(4)	J6	I	SubLVDS	Double	Data, Positive	3.23
D_AP(5)	L6	I	SubLVDS	Double	Data, Positive	3.87
D_AP(6)	G6	I	SubLVDS	Double	Data, Positive	6.32
D_AP(7)	L4	I	SubLVDS	Double	Data, Positive	1.84
D_BN(0)	G27	I	SubLVDS	Double	Data, Negative	2.51
D_BN(1)	E26	I	SubLVDS	Double	Data, Negative	4.43



表 5-1. Connector Pins (continued)

NAME	PIN ⁽¹⁾					Filis (Continueu)	PACKAGE NET
D_BN(3)	NAME	NO.	TYPE	SIGNAL	DATA RATE	DESCRIPTION	
D_BN(4) L25 I SubLVDS Double Data, Negative 4.85 D_BN(6) K25 I SubLVDS Double Data, Negative 4.10 D_BN(6) L28 I SubLVDS Double Data, Negative 2.53 D_BN(7) K27 I SubLVDS Double Data, Negative 2.76 D_BP(0) F27 I SubLVDS Double Data, Positive 2.51 D_BP(1) E27 I SubLVDS Double Data, Positive 4.43 D_BP(2) D27 I SubLVDS Double Data, Positive 2.76 D_BP(3) D25 I SubLVDS Double Data, Positive 5.47 D_BP(6) J25 I SubLVDS Double Data, Positive 4.85 D_BP(7) J27 I SubLVDS Double Data, Positive 2.76 D_BP(7) J27 I SubLVDS Double Data, Positive 2.76 </td <td>D_BN(2)</td> <td>D28</td> <td>ı</td> <td>SubLVDS</td> <td>Double</td> <td>Data, Negative</td> <td>2.76</td>	D_BN(2)	D28	ı	SubLVDS	Double	Data, Negative	2.76
D_BN(6)	D_BN(3)	D26	I	SubLVDS	Double	Data, Negative	5.47
D_BN(6)	D_BN(4)	L25	I	SubLVDS	Double	Data, Negative	4.85
D_BN(7)	D_BN(5)	K25	I	SubLVDS	Double	Data, Negative	4.10
D_BP(0)	D_BN(6)	L28	I	SubLVDS	Double	Data, Negative	2.53
D_BP(1)	D_BN(7)	K27	I	SubLVDS	Double	Data, Negative	2.76
D_BP(2)	D_BP(0)	F27	I	SubLVDS	Double	Data, Positive	2.51
D_BP(3)	D_BP(1)	E27	I	SubLVDS	Double	Data, Positive	4.43
D_BP(4) L26 I SubLVDS Double Data, Positive 4.85 D_BP(5) J25 I SubLVDS Double Data, Positive 4.10 D_BP(6) K28 I SubLVDS Double Data, Positive 2.53 D_BP(7) J27 I SubLVDS Double Data, Positive 2.76 DCLK_AN J3 I SubLVDS Double Clock, Negative 3.77 DCLK_AP K3 I SubLVDS Double Clock, Positive 2.98 DCLK_BN H26 I SubLVDS Double Clock, Negative 2.98 DCLK_BP H27 I SubLVDS Double Clock, Negative 2.98 CONTROL INPUTS LS_WDATA D3 I LPSDR Single Write data for low speed interface 1.20 LS_CLK C3 I LPSDR Single Clock for low-speed interface 1.20 LS_RDATA_A C6 O	D_BP(2)	D27	I	SubLVDS	Double	Data, Positive	2.76
D_BP(5) J25 I SubLVDS Double Data, Positive 4.10 D_BP(6) K28 I SubLVDS Double Data, Positive 2.53 D_BP(7) J27 I SubLVDS Double Data, Positive 2.76 DCLK_AN J3 I SubLVDS Double Clock, Negative 3.77 DCLK_AP K3 I SubLVDS Double Clock, Positive 3.77 DCLK_BN H26 I SubLVDS Double Clock, Regative 2.98 DCLK_BP H27 I SubLVDS Double Clock, Positive 2.98 CONTROL INPUTS LS_WDATA D3 I LPSDR Single Write data for low speed interface. 1.20 LS_CLK C3 I LPSDR Single Clock for low-speed interface. 1.20 LS_CLK C3 I LPSDR Single Read data for low-speed interface. 1.20 LS_RDATA_A C6	D_BP(3)	D25	I	SubLVDS	Double	Data, Positive	5.47
D_BP(6) K28 I SubLVDS Double Data, Positive 2.53 D_BP(7) J27 I SubLVDS Double Data, Positive 2.76 DCLK_AN J3 I SubLVDS Double Clock, Negative 3.77 DCLK_AP K3 I SubLVDS Double Clock, Positive 3.77 DCLK_BN H26 I SubLVDS Double Clock, Positive 2.98 DCIK_BN H27 I SubLVDS Double Clock, Positive 2.98 CONTROL INPUTS LS_WDATA D3 I LPSDR Single Write data for low speed interface. 1.20 LS_CLK C3 I LPSDR Single Write data for low speed interface. 1.20 LS_CLK C3 I LPSDR Single Asynchronous reset DMD signal. A low signal places the DMD from reset and places it in active mode. 4.19 LS_RDATA_A C6 O LPSDR Single Read data for low-speed interfac	D_BP(4)	L26	I	SubLVDS	Double	Data, Positive	4.85
D_BP(7) J27 I SubLVDS Double Data, Positive 2.76 DCLK_AN J3 I SubLVDS Double Clock, Negative 3.77 DCLK_AP K3 I SubLVDS Double Clock, Positive 3.77 DCLK_BN H26 I SubLVDS Double Clock, Negative 2.98 DCLK_BP H27 I SubLVDS Double Clock, Negative 2.98 CONTROL INPUTS LS_WDATA D3 I LPSDR Single Write data for low speed interface 1.20 LS_CLK C3 I LPSDR Single Clock for low-speed interface 1.20 LS_CLK C3 I LPSDR Single Clock for low-speed interface 1.20 LS_CLK C3 I LPSDR Single Read data for low-speed interface 1.20 LS_RDATA_A C6 O LPSDR Single Read data for low-speed interface 2.57 PO	D_BP(5)	J25	I	SubLVDS	Double	Data, Positive	4.10
DCLK_AN J3 I SubLVDS Double Clock, Negative 3.77 DCLK_AP K3 I SubLVDS Double Clock, Positive 3.77 DCLK_BN H26 I SubLVDS Double Clock, Negative 2.98 DCLK_BP H27 I SubLVDS Double Clock, Negative 2.98 CONTROL INPUTS LS_WDATA D3 I LPSDR (1) Single Write data for low speed interface. 1.20 LS_CLK C3 I LPSDR Single Clock for low-speed interface 1.20 LS_CLK C3 I LPSDR Single Asynchronous reset DMD signal. A low signal places the DMD in reset. A high signal releases the DMD from reset and places it in active mode. 4.19 LS_RDATA_A C6 O LPSDR Single Read data for low-speed interface 3.93 LS_RDATA_B C4 O LPSDR Single Read data for low-speed interface 2.57 POWER (3) VBIAS	D_BP(6)	K28	I	SubLVDS	Double	Data, Positive	2.53
DCLK_AP K3 I SubLVDS Double Clock, Positive 3.77 DCLK_BN H26 I SubLVDS Double Clock, Negative 2.98 DCLK_BP H27 I SubLVDS Double Clock, Negative 2.98 CONTROL INPUTS LS_WDATA D3 I LPSDR Single Write data for low speed interface 1.20 LS_CLK C3 I LPSDR Single Clock for low-speed interface 1.20 DMD_DEN_ARSTZ B6 I LPSDR Single Read data for low-speed interface 3.93 LS_RDATA_A C6 O LPSDR Single Read data for low-speed interface 3.93 LS_RDATA_B C4 O LPSDR Single Read data for low-speed interface 2.57 POWER (3) VBIAS B27 Power Supply voltage for positive bias level at micromirrors 24.51 VOFFSET C29 Power Supply voltage for stepped high level at micromirrors. VRESET B28 Power Supply voltage for negative reset level 24.82	D_BP(7)	J27	I	SubLVDS	Double	Data, Positive	2.76
DCLK_BN H26 I SubLVDS Double Clock, Negative 2.98 DCLK_BP H27 I SubLVDS Double Clock, Positive 2.98 CONTROL INPUTS LS_WDATA D3 I LPSDR (1) Single Write data for low speed interface. 1.20 LS_CLK C3 I LPSDR Single Clock for low-speed interface 1.20 DMD_DEN_ARSTZ B6 I LPSDR Single Read data for low-speed interface 3.93 LS_RDATA_A C6 O LPSDR Single Read data for low-speed interface 3.93 LS_RDATA_B C4 O LPSDR Single Read data for low-speed interface 2.57 POWER (3) VBIAS B27 Power Supply voltage for positive bias level at micromirrors 24.51 VOFFSET C29 Power Supply voltage for stepped high level at micromirrors 49.56 VOFFSET B28 Power Supply voltage for offset level at micromirrors. VRESET B28 Power Supply voltage for negative reset level 24.82	DCLK_AN	J3	I	SubLVDS	Double	Clock, Negative	3.77
DCLK_BP H27 I SubLVDS Double Clock, Positive 2.98 CONTROL INPUTS LS_WDATA D3 I LPSDR (1) Single Write data for low speed interface. 1.20 LS_CLK C3 I LPSDR Single Clock for low-speed interface 1.20 DMD_DEN_ARSTZ B6 I LPSDR Single Asynchronous reset DMD signal. A low signal places the DMD in reset. A high signal releases the DMD from reset and places it in active mode. LS_RDATA_B C4 O LPSDR Single Read data for low-speed interface 3.93 LS_RDATA_B C4 O LPSDR Single Read data for low-speed interface 2.57 POWER (3) VBIAS B27 Power Supply voltage for positive bias level at micromirrors 24.51 VOFFSET B2 Power Supply voltage for HVCMOS core logic. Supply voltage for stepped high level at micromirror address electrodes. Supply voltage for offset level at micromirrors. VRESET B28 Power Supply voltage for negative reset level 24.82	DCLK_AP	K3	I	SubLVDS	Double	Clock, Positive	3.77
CONTROL INPUTS LS_WDATA D3 I LPSDR (1) Single Write data for low speed interface. 1.20 LS_CLK C3 I LPSDR Single Clock for low-speed interface 1.20 DMD_DEN_ARSTZ B6 I LPSDR Single Asynchronous reset DMD signal. A low signal places the DMD in reset. A high signal releases the DMD from reset and places it in active mode. LS_RDATA_A C6 O LPSDR Single Read data for low-speed interface 3.93 LS_RDATA_B C4 O LPSDR Single Read data for low-speed interface 2.57 POWER (3) VBIAS B27 Power Supply voltage for positive bias level at micromirrors 24.51 VOFFSET B2 Power Supply voltage for HVCMOS core logic. Supply voltage for stepped high level at micromirror address electrodes. Supply voltage for offset level at micromirrors. VRESET B28 Power Supply voltage for negative reset level 24.82	DCLK_BN	H26	I	SubLVDS	Double	Clock, Negative	2.98
LS_WDATA D3 I LPSDR (1) Single Write data for low speed interface. 1.20 LS_CLK C3 I LPSDR Single Clock for low-speed interface 1.20 DMD_DEN_ARSTZ B6 I LPSDR Single Asynchronous reset DMD signal. A low signal places the DMD in reset. A high signal releases the DMD from reset and places it in active mode. LS_RDATA_A C6 O LPSDR Single Read data for low-speed interface 3.93 LS_RDATA_B C4 O LPSDR Single Read data for low-speed interface 2.57 POWER (3) VBIAS B27 Power Supply voltage for positive bias level at micromirrors 24.51 VOFFSET B2 Power Supply voltage for HVCMOS core logic. Supply voltage for stepped high level at micromirror address electrodes. Supply voltage for offset level at micromirrors. VRESET B28 Power Supply voltage for negative reset level 24.82	DCLK_BP	H27	I	SubLVDS	Double	Clock, Positive	2.98
LS_CLK C3 I LPSDR Single Clock for low-speed interface 1.20 DMD_DEN_ARSTZ B6 I LPSDR Single Read data for low-speed interface 3.93 LS_RDATA_A C6 O LPSDR Single Read data for low-speed interface 3.93 LS_RDATA_B C4 O LPSDR Single Read data for low-speed interface 2.57 POWER (3) VBIAS B27 Power Supply voltage for positive bias level at micromirrors 24.51 VOFFSET B2 Power Supply voltage for stepped high level at micromirror address electrodes. Supply voltage for offset level at micromirrors. VRESET B28 Power Supply voltage for negative reset level 24.82	CONTROL INPUTS						
Asynchronous reset DMD signal. A low signal places the DMD in reset. A high signal releases the DMD from reset and places it in active mode. LS_RDATA_A	LS_WDATA	D3	I	LPSDR (1)	Single	Write data for low speed interface.	1.20
DMD_DEN_ARSTZ B6 I LPSDR signal places the DMD in reset. A high signal releases the DMD from reset and places it in active mode. LS_RDATA_A C6 O LPSDR Single Read data for low-speed interface 3.93 LS_RDATA_B C4 O LPSDR Single Read data for low-speed interface 2.57 POWER (3) VBIAS B27 Power Supply voltage for positive bias level at micromirrors VOFFSET B2 Power Supply voltage for HVCMOS core logic. Supply voltage for stepped high level at micromirror address electrodes. Supply voltage for offset level at micromirrors. VRESET B28 Power Supply voltage for negative reset level 24.82	LS_CLK	C3	I	LPSDR	Single	Clock for low-speed interface	1.20
LS_RDATA_B C4 O LPSDR Single Read data for low-speed interface 2.57 POWER (3) VBIAS B27 Power Supply voltage for positive bias level at micromirrors 24.51 VOFFSET B2 Power Supply voltage for HVCMOS core logic. Supply voltage for stepped high level at micromirror address electrodes. Supply voltage for offset level at micromirrors. VRESET B28 Power Supply voltage for negative reset level 24.82	DMD_DEN_ARSTZ	B6	I	LPSDR		signal places the DMD in reset. A high signal releases the DMD from reset	4.19
POWER (3) VBIAS B27 Power Supply voltage for positive bias level at micromirrors 24.51 VBIAS B4 Power Supply voltage for HVCMOS core logic. Supply voltage for stepped high level at micromirror address electrodes. Supply voltage for offset level at micromirrors. VRESET B28 Power Supply voltage for negative reset level 24.82	LS_RDATA_A	C6	0	LPSDR	Single	Read data for low-speed interface	3.93
VBIAS B27 Power Supply voltage for positive bias level at micromirrors 24.51 VBIAS B4 Power Supply voltage for HVCMOS core logic. Supply voltage for stepped high level at micromirror address electrodes. Supply voltage for offset level at micromirrors. 49.56 VOFFSET C29 Power 49.56 VRESET B28 Power Supply voltage for negative reset level 24.82	LS_RDATA_B	C4	0	LPSDR	Single	Read data for low-speed interface	2.57
VBIAS B4 Power micromirrors 24.51 VOFFSET B2 Power Supply voltage for HVCMOS core logic. Supply voltage for stepped high level at micromirror address electrodes. Supply voltage for offset level at micromirrors. VRESET B28 Power Supply voltage for negative reset level 24.82	POWER (3)						
VOFFSET B2 Power Supply voltage for HVCMOS core logic. Supply voltage for stepped high level at micromirror address electrodes. Supply voltage for offset level at micromirrors. VRESET B28 Power Supply voltage for negative reset level 24.82	VBIAS	B27	Power			Supply voltage for positive bias level at	24.51
VOFFSET C29 Power C29 Power C29 Power C29 Power C29 Power Supply voltage for stepped high level at micromirror address electrodes. Supply voltage for offset level at micromirrors. VRESET B28 Power Supply voltage for negative reset level 24.82	VBIAS	B4	Power			micromirrors	24.51
VOFFSET C29 Power Power level at micromirror address electrodes. Supply voltage for offset level at micromirrors. VRESET B28 Power Supply voltage for negative reset level 24.82	VOFFSET	B2	Power			Supply voltage for HVCMOS core	49.56
Supply voltage for negative reset level	VOFFSET	C29	Power			level at micromirror address electrodes. Supply voltage for offset level at	49.56
VRESET B3 Power at micromirrors. 24.82	VRESET	B28	Power			Supply voltage for negative reset level	24.82
	VRESET	В3	Power				24.82

表 5-1. Connector Pins (continued)

PIN ⁽¹⁾		TYPE	SIGNAL	CICNAL DATA DATE DECORIDATION	PACKAGE NET	
NAME	NO.	ITPE	SIGNAL	DATA RATE	DESCRIPTION	LENGTH ⁽²⁾ (mm)
VDD	C2	Power				
VDD	D2	Power				
VDD	D29	Power				
VDD	E2	Power				
VDD	E29	Power				
VDD	H2	Power				
VDD	H28	Power			Supply voltage for LVCMOS core logic.	
VDD	H29	Power			Supply voltage for LPSDR inputs. Supply voltage for normal high level at	
VDD	J2	Power			micromirror address electrodes.	
VDD	J28	Power				
VDD	J29	Power				
VDD	K2	Power				
VDD	K29	Power				
VDD	L2	Power				
VDD	L29	Power				
VDDI	E28	Power				
VDDI	F2	Power				
VDDI	F28	Power				
VDDI	F29	Power			Complements of the Code LV/DC or a silvery	
VDDI	F3	Power			Supply voltage for SubLVDS receivers.	
VDDI	G2	Power				
VDDI	G28	Power			1	
VDDI	G29	Power			_	



表 5-1. Connector Pins (continued)

PIN ⁽¹⁾		TVDE			DESCRIPTION	PACKAGE NET
NAME	NO.	TYPE	SIGNAL	DATA RATE	DESCRIPTION	LENGTH ⁽²⁾ (mm)
VSS	B25	Ground				
VSS	B26	Ground				
VSS	B29	Ground				
VSS	B5	Ground				
VSS	C25	Ground				
/SS	C26	Ground				
VSS	C27	Ground				
/SS	C28	Ground				
/SS	C5	Ground			_	
VSS	D4	Ground				
/SS	D5	Ground				
VSS	D6	Ground				
/SS	E25	Ground				
VSS	F25	Ground				
/SS	F26	Ground			Common return.	
/SS	F5	Ground			Ground for all power.	
/SS	F6	Ground				
VSS	G25	Ground				
VSS	G26	Ground				
VSS	H25	Ground				
VSS	H4	Ground				
/SS	H5	Ground			_	
/SS	H6	Ground				
/SS	J26	Ground			_	
/SS	J4	Ground				
/SS	K26	Ground			_	
/SS	K4	Ground			_	
/SS	K5	Ground			1	
VSS	K6	Ground			1	
VSS	L27	Ground			1	

- (1) Low speed interface is LPSDR and adheres to the Electrical Characteristics and AC/DC Operating Conditions table in JEDEC Standard No. 209B, *Low Power Double Data Rate (LPDDR)* JESD209B. Net trace lengths inside the package:
- - Relative dielectric constant for the FQL ceramic package is 9.8.

 - Propagation speed = 11.8 / sqrt (9.8) = 3.769 inches/ns. Propagation delay = 0.265 ns/inch = 265 ps/inch = 10.43 ps/mm.
- The following power supplies are all required to operate the DMD: VDD, VDDI, VOFFSET, VBIAS, VRESET. All VSS connections are also required.

表 5-2. Test Pads

NUMBER	SYSTEM BOARD
A1	Do not connect
A5	Do not connect
A6	Do not connect
A25	Do not connect
A26	Do not connect
A27	Do not connect
A28	Do not connect
A29	Do not connect
A30	Do not connect
A31	Do not connect
B30	Do not connect
B31	Do not connect
C30	Do not connect
C31	Do not connect
D1	Do not connect
E1	Do not connect



6 Specifications

6.1 Absolute Maximum Ratings

see (1)

			MIN	MAX	UNIT
	VDD	Supply voltage for LVCMOS core logic ⁽²⁾ Supply voltage for LPSDR low speed interface	- 0.5	2.3	V
	VDDI	Supply voltage for SubLVDS receivers ⁽²⁾	- 0.5	2.3	V
	VOFFSET	Supply voltage for LVCMOS core logic ⁽²⁾ Supply voltage for LPSDR low speed interface Supply voltage for SubLVDS receivers ⁽²⁾ Supply voltage for HVCMOS and micromirror electrode ⁽²⁾ (3) Supply voltage for micromirror electrode ⁽²⁾ Supply voltage for micromirror electrode ⁽²⁾ Supply voltage for micromirror electrode ⁽²⁾ D Supply voltage delta (absolute value) ⁽⁴⁾ Supply voltage delta (absolute value) ⁽⁵⁾ Supply voltage delta (absolute value) ⁽⁶⁾ e for other inputs LPSDR ⁽²⁾ - 0.5	11	V	
VDD Supply voltage for LVCMOS core logic(2) -0.5 VDD Supply voltage for LPSDR low speed interface -0.5 VDD Supply voltage for SubLVDS receivers(2) -0.5 VOFFSET Supply voltage for HVCMOS and micromirror electrode(2) -0.5 VBIAS Supply voltage for micromirror electrode(2) -0.5 VRESET Supply voltage for micromirror electrode(2) -0.5 VRESET Supply voltage for micromirror electrode(2) -15 VDDI - VDD Supply voltage delta (absolute value)(4) VBIAS - VOFFSET Supply voltage delta (absolute value)(5) IVBIAS - VOFFSET Supply voltage delta (absolute value)(6) Input voltage for other inputs LPSDR(2) -0.5 Input voltage for other inputs SubLVDS(2) (7) -0.5 Input voltage for other inputs SubLVDS(2) (7) -0.5 Input pins IVID SubLVDS input differential current IID SubLVDS input differential current Clock frequency folicak Clock frequency for low speed interface LS_CLK folicak Clock frequency for high speed interface DCLK TARRAY and Temperature - operational (8) -20 TARRAY and Temperature - operational (8) -40 Top Dew Point Temperature - operating and non-operating (non-condensing) IT = -1 Absolute Temperature delta between any point on the window edge	19	V			
	VRESET	Supply voltage for micromirror electrode ⁽²⁾	- 15	0.5	V
	VDDI - VDD	Supply voltage delta (absolute value) ⁽⁴⁾		0.3	V
Input voltage	'	Supply voltage delta (absolute value) ⁽⁵⁾		11	V
	1.	Supply voltage delta (absolute value) ⁽⁶⁾		34	V
	Input voltage for	other inputs LPSDR ⁽²⁾	- 0.5	2.3 2.3 11 19 0.5 0.3 11 34 VDD + 0.5 VDDI + 0.5 810 10 130 620 90	V
Input voltage	Input voltage for	other inputs SubLVDS ^{(2) (7)}	- 0.5		V
Input pine	VID	SubLVDS input differential voltage (absolute value) ⁽⁷⁾		2.3 2.3 11 19 0.5 0.3 11 34 VDD + 0.5 VDDI + 0.5 810 10 130 620 90 90 81	mV
Imput pins	IID	SubLVDS input differential current			mA
Clock frequency	f_{clock}	Clock frequency for low speed interface LS_CLK		130	MHz
Clock frequency	$f_{\sf clock}$	Clock frequency for high speed interface DCLK		620	MHz
	T _{ARRAY} and	Temperature - operational ⁽⁸⁾	- 20	90	°C
	T _{WINDOW}	Temperature - non-operational ⁽⁸⁾	- 40	5 2.3 5 11 5 19 5 0.5 0.3 11 34 5 VDD + 0.5 5 VDDI + 0.5 810 10 130 620 0 90 0 90 81	°C
Environmental	T _{DP}				°C
	T _{DELTA}			30	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltage values are with respect to the ground terminals (VSS). The following power supplies are all required to operate the DMD: VDD, VDDI, VOFFSET, VBIAS, and VRESET. All VSS connections are also required.
- (3) VOFFSET supply transients must fall within specified voltages.
- (4) Exceeding the recommended allowable absolute voltage difference between VDDI and VDD may result in excessive current draw.
- (5) Exceeding the recommended allowable absolute voltage difference between VBIAS and VOFFSET may result in excessive current draw.
- (6) Exceeding the recommended allowable absolute voltage difference between VBIAS and VRESET may result in excessive current draw.
- (7) This maximum input voltage rating applies when each input of a differential pair is at the same voltage potential. Sub-LVDS differential inputs must not exceed the specified limit or damage may result to the internal termination resistors.
- (8) The highest temperature of the active array (as calculated by the #7.6) or of any point along the Window Edge as defined in 图 7-1.

 The locations of thermal test points TP2, TP3, TP4, and TP5 in 图 7-1 are intended to measure the highest window edge temperature. If a particular application causes another point on the window edge to be at a higher temperature, that point should be used.
- (9) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge as shown in
 7-1. The window test points TP2, TP3, TP4, and TP5 shown in 7-1 are intended to result in the worst case delta. If a particular application causes another point on the window edge to result in a larger delta temperature, that point should be used.

6.2 Storage Conditions

applicable for the DMD as a component or non-operational in a system

Submit Document Feedback

		MIN	MAX	UNIT
T _{DMD}	DMD storage temperature	- 40	85	°C
T _{DP-AVG}	Average dew point temperature, (non-condensing) ⁽¹⁾		24	°C
T _{DP-ELR}	Elevated dew point temperature range, (non-condensing) ⁽²⁾	28	36	°C
CT _{ELR}	Cumulative time in elevated dew point temperature range		6	Months

⁽¹⁾ The average over time (including storage and operating) that the device is not in the elevated dew point temperature range.

6.3 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V

⁽¹⁾ JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

6.4 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾ (2) (3)

		MIN	NOM	MAX	UNIT
SUPPLY VOLTAGE	RANGE ⁽⁴⁾				
V_{DD}	Supply voltage for LVCMOS core logic Supply voltage for LPSDR low-speed interface	1.7	1.8	1.95	V
V_{DDI}	Supply voltage for SubLVDS receivers	1.7	1.8	1.95	V
V _{OFFSET}	Supply voltage for HVCMOS and micromirror electrode ⁽⁵⁾	9.5	10	10.5	V
V _{BIAS}	Supply voltage for mirror electrode	17.5	18	18.5	V
V _{RESET}	Supply voltage for micromirror electrode	- 14.5	- 14	- 13.5	V
V _{DDI} - V _{DD}	Supply voltage delta (absolute value) ⁽⁶⁾			0.3	V
V _{BIAS} - V _{OFFSET}	Supply voltage delta (absolute value) ⁽⁷⁾			10.5	V
V _{BIAS} - V _{RESET}	Supply voltage delta (absolute value) ⁽⁸⁾			33	V
CLOCK FREQUEN	CY				
f_{clock}	Clock frequency for low speed interface LS_CLK ⁽⁹⁾	108		120	MHz
$f_{ m clock}$	Clock frequency for high speed interface DCLK ⁽¹⁰⁾	300		540	MHz
	Duty cycle distortion DCLK	44%		56%	
SUBLVDS INTERFA	ACE ⁽¹⁰⁾			1	
V _{ID}	SubLVDS input differential voltage (absolute value) 图 6-8, 图 6-9	150	250	350	mV
V _{CM}	Common mode voltage 图 6-8, 图 6-9	700	900	1100	mV
V _{SUBLVDS}	SubLVDS voltage 图 6-8, 图 6-9	575		1225	mV
Z _{LINE}	Line differential impedance (PWB/trace)	90	100	110	Ω
Z _{IN}	Internal differential termination resistance 3 6-10	80	100	120	Ω
	100- Ω differential PCB trace	6.35		152.4	mm
ENVIRONMENTAL				1	
	Array Temperature - long-term operational ⁽¹¹⁾ (12) (13) (14)	0		40 to 70 ⁽¹³⁾	
T _{ARRAY}	Array Temperature - short-term operational, 25 hr max ⁽¹²⁾ (15)	- 20		-10	°C
744041	Array Temperature - short-term operational, 500 hr max ⁽¹²⁾ (15)	- 10		0	
	Array Temperature - short-term operational, 500 hr max ⁽¹²⁾ (15)	70		75	
T _{DELTA}	Absolute Temperature difference between any point on the window edge and the ceramic test point TP1 (16)			15	°C
T _{WINDOW}	Window Temperature - operational ⁽¹¹⁾ (17)			90	°C

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

²⁾ Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT_{ELR}.



		MIN	NOM	MAX	UNIT
T _{DP-AVG}	Average dew point temperature (non-condensing) ⁽¹⁸⁾			24	°C
T _{DP-ELR}	Elevated dew point temperature range (non-condensing) ⁽¹⁹⁾	28		36	°C
CT _{ELR}	Cumulative time in elevated dew point temperature range			6	Months
ILL _{UV}	Illumination wavelengths < 420 nm (11)			0.68	mW/cm ²
ILL _{VIS}	Illumination wavelengths between 420 nm and 700 nm		Thermally	limited	
ILL _{IR}	Illumination wavelengths > 700 nm			10	mW/cm ²
ILL ₀	Illumination marginal ray angle ⁽²⁰⁾			55	degrees

- (1) The following power supplies are all required to operate the DMD: VDD, VDDI, VOFFSET, VBIAS, and VRESET. All VSS connections are also required.
- (2) # 6.4 are applicable after the DMD is installed in the final product.
- (3) The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by the #6.4. No level of performance is implied when operating the device above or below the #6.4 limits.
- 4) All voltage values are with respect to the ground pins (VSS).
- (5) VOFFSET supply transients must fall within specified max voltages.
- (6) To prevent excess current, the supply voltage delta |VDDI VDD| must be less than specified limit.
- (7) To prevent excess current, the supply voltage delta |VBIAS VOFFSET| must be less than specified limit.
- (8) To prevent excess current, the supply voltage delta |VBIAS VRESET| must be less than specified limit.
- (9) LS_CLK must run as specified to ensure internal DMD timing for reset waveform commands.
- (10) Refer to the SubLVDS timing requirements in # 6.7.
- (11) Simultaneous exposure of the DMD to the maximum #6.4 for temperature and UV illumination will reduce device lifetime.
- (12) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point 1 (TP1) shown in 🛭 7-1 and the Package Thermal Resistance using #7.6.
- (13) Per 🖺 6-1, the maximum operational array temperature should be derated based on the micromirror landed duty cycle that the DMD experiences in the end application. Refer to #7.7 for a definition of micromirror landed duty cycle.
- (14) Long-term is defined as the usable life of the device
- (15) Short-term is the total cumulative time over the useful life of the device.
- (16) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge shown in 🛭 7-1. The window test points TP2, TP3, TP4, and TP5 shown in 🖺 7-1 are intended to result in the worst case delta temperature. If a particular application causes another point on the window edge to result in a larger delta temperature, that point should be used.
- (17) Window temperature is the highest temperature on the window edge shown in

 7-1. The locations of thermal test points TP2, TP3, TP4, and TP5 in
 7-1 are intended to measure the highest window edge temperature. If a particular application causes another point on the window edge to be at a higher temperature, that point should be used.
- (18) The average over time (including storage and operating) that the device is not in the elevated dew point temperature range.
- (19) Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT_{ELR}.
- (20) The maximum marginal ray angle of the incoming illumination light at any point in the micromirror array, including Pond of Micromirrors (POM), should not exceed 55 degrees from the normal to the device array plane. The device window aperture has not necessarily been designed to allow incoming light at higher maximum angles to pass to the micromirrors, and the device performance has not been tested nor qualified at angles exceeding this. Illumination light exceeding this angle outside the micromirror array (including POM) will contribute to thermal limitations described in this document, and may negatively affect lifetime.




图 6-1. Max Recommended Array Temperature - Derating Curve

Submit Document Feedback



6.5 Thermal Information

		DLP4710LC	
	THERMAL METRIC ⁽¹⁾	FQL (LGA)	UNIT
		100 PINS	
Thermal resistance	Active area to test point 1 (TP1) ⁽¹⁾	1.1	°C/W

(1) The DMD is designed to conduct absorbed and dissipated heat to the back of the package. The cooling system must be capable of maintaining the package within the temperature range specified in the #6.4. The total heat load on the DMD is largely driven by the incident light absorbed by the active area; although other contributions include light energy absorbed by the window aperture and electrical power dissipation of the array. Optical systems should be designed to minimize the light energy falling outside the window clear aperture since any additional thermal load in this area can significantly degrade the reliability of the device.

6.6 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS(2)	MIN	TYP	MAX	UNIT
CURRENT		I				
	Supply current: VDD ⁽³⁾ (4)	V _{DD} = 1.95 V			260	m A
I _{DD}	Supply current. VDD(4) (1)	V _{DD} = 1.8 V		180		mA
1	Supply current: VDDI ⁽³⁾ (4)	V _{DDI} = 1.95 V			62	mA
I _{DDI}	Supply current. VDDINA	V _{DDI} = = 1.8 V		40		ША
1	Supply current: VOFFSET ⁽⁵⁾ (6)	V _{OFFSET} = 10.5 V			7.4	mA
OFFSET	Supply culterit. VOLFSETVA	V _{OFFSET} = 10 V		6.3		ША
1	Supply current: VBIAS ⁽⁵⁾ (6)	VBIAS = 18.5 V			1.1	mA
I _{BIAS}	Supply current. VBIAS	VBIAS = 18 V		0.9		ША
	Supply current: VRESET ⁽⁶⁾	VRESET = - 14.5 V			5.4	mA
I _{RESET}	Supply current. VRESET	VRESET = - 14 V		4.4		ША
POWER ⁽⁷⁾				·	-	
D	Supply power dissipation: VDD ⁽³⁾	VDD = 1.95 V			507	m\\/
P_{DD}	(4)	VDD = 1.8 V		324		mW
D	Supply power dissipation: VDDI ⁽³⁾ (4)	VDDI = 1.95 V			120.9	mW
P _{DDI}		VDD = 1.8 V		72		IIIVV
D	Supply power dissipation:	VOFFSET = 10.5 V			77.7	mW
P _{OFFSET}	VOFFSET ⁽⁵⁾ (6)	VOFFSET = 10 V		63		IIIVV
D	Supply power dissipation:	VBIAS = 18.5 V			20.35	mW
P _{BIAS}	VBIAS ⁽⁵⁾ (6)	VBIAS = 18 V		16.2		IIIVV
D	Supply power dissipation:	VRESET = - 14.5 V			78.3	\^/
P _{RESET}	VRESET ⁽⁶⁾	VRESET = - 14 V		61.6		mW
P _{TOTAL}	Supply power dissipation: Total			536.8	804.25	mW
LPSDR INP	UT ⁽⁸⁾			"	1	
V _{IH(DC)}	DC input high voltage ⁽⁹⁾		0.7 × VDD		VDD + 0.3	V
V _{IL(DC)}	DC input low voltage ⁽⁹⁾		- 0.3		0.3 × VDD	V
V _{IH(AC)}	AC input high voltage ⁽⁹⁾		0.8 × VDD		VDD + 0.3	V
V _{IL(AC)}	AC input low voltage ⁽⁹⁾		- 0.3		0.2 × VDD	V
ΔV_T	Hysteresis (V _{T+} - V _{T-})	图 6-10	0.1 × VDD		0.4 × VDD	V
I _{IL}	Low - level input current	VDD = 1.95 V; V _I = 0 V	- 100			nA
I _{IH}	High - level input current	VDD = 1.95 V; V _I = 1.95 V			100	nA
LPSDR OUT	<u> </u>	i ·				
V _{OH}	DC output high voltage	I _{OH} = -2 mA	0.8 × VDD			V



	PARAMETER	TEST CONDITIONS(2)	MIN	TYP	MAX	UNIT
V _{OL}	DC output low voltage	I _{OL} = 2 mA			0.2 × VDD	V
CAPACITANCI	Ξ					
C	Input capacitance LPSDR	f = 1 MHz			10	pF
C _{IN}	Input capacitance SubLVDS	f = 1 MHz			20	pF
C _{OUT}	Output capacitance	f = 1 MHz			10	pF
C _{RESET}	Reset group capacitance	f = 1 MHz; (1080 × 240) micromirrors	400		450	pF

- (1) Device electrical characteristics are over Recommended Operating Conditions unless otherwise noted.
- (2) All voltage values are with respect to the ground pins (VSS).
- (3) To prevent excess current, the supply voltage delta |VDDI VDD| must be less than specified limit.
- (4) Supply power dissipation based on non compressed commands and data.
- (5) To prevent excess current, the supply voltage delta |VBIAS VOFFSET| must be less than specified limit.
- (6) Supply power dissipation based on 3 global resets in 200 μs.
- (7) The following power supplies are all required to operate the DMD: VDD, VDDI, VOFFSET, VBIAS, VRESET. All VSS connections are also required.
- (8) LPSDR specifications are for pins LS_CLK and LS_WDATA.
- (9) Low-speed interface is LPSDR and adheres to the Electrical Characteristics and AC/DC Operating Conditions table in JEDEC Standard No. 209B, Low-Power Double Data Rate (LPDDR) JESD209B.
- (10) LPSDR specification is for pin LS RDATA.

6.7 Timing Requirements


Device electrical characteristics are over #6.4 unless otherwise noted.

			MIN	NOM	MAX	UNIT
LPSDR						
t _r	Rise slew rate ⁽¹⁾	(30% to 80%) × VDD, 图 6-3	1		3	V/ns
t_f	Fall slew rate ⁽¹⁾	(70% to 20%) × VDD, 图 6-3	1		3	V/ns
t _r	Rise slew rate ⁽²⁾	(20% to 80%) × VDD, 图 6-3	0.25			V/ns
t_f	Fall slew rate ⁽²⁾	(80% to 20%) × VDD, 图 6-3	0.25			V/ns
t _c	Cycle time LS_CLK,	图 6-2	7.7	8.3		ns
t _{W(H)}	Pulse duration LS_CLK high	50% to 50% reference points, 图 6-2	3.1			ns
t _{W(L)}	Pulse duration LS_CLK low	50% to 50% reference points, 图 6-2	3.1			ns
t _{su}	Setup time	LS_WDATA valid before LS_CLK ↑, 图 6-2	1.5			ns
t _h	Hold time	LS_WDATA valid after LS_CLK ↑, 图 6-2	1.5			ns
t _{WINDOW}	Window time ⁽¹⁾ (3)	Setup time + Hold time, 图 6-2	3.0			ns
t _{DERATING}	Window time derating ^{(1) (3)}	For each 0.25 V/ns reduction in slew rate below 1 V/ns, 图 6-5		0.35		ns
SubLVDS						
t _r	Rise slew rate	20% to 80% reference points, 图 6-4	0.7	1		V/ns
t_f	Fall slew rate	80% to 20% reference points, 图 6-4	0.7	1		V/ns
t _c	Cycle time DCLK,	图 6-6	1.79	1.85		ns
t _{W(H)}	Pulse duration DCLK high	50% to 50% reference points, 图 6-6	0.79			ns
t _{W(L)}	Pulse duration DCLK low	50% to 50% reference points, 图 6-6	0.79			ns
t _{su}	Setup time	D(0:7) valid before DCLK ↑ or DCLK ↓, 图 6-6				
t _h	Hold time	D(0:7) valid after DCLK ↑ or DCLK ↓ , 图 6-6				
t _{WINDOW}	Window time	Setup time + Hold time, 图 6-6, 图 6-7	3.0			ns

Submit Document Feedback

	MIN NOM MAX	UNIT
t _{LVDS} - Power-up receiver ⁽⁴⁾ ENABLE+REFGEN	2000	ns

- (1) Specification is for LS_CLK and LS_WDATA pins. Refer to LPSDR input rise slew rate and fall slew rate in 🛭 6-3.
- (2) Specification is for DMD_DEN_ARSTZ pin. Refer to LPSDR input rise and fall slew rate in 🛚 6-3 .
- (3) Window time derating example: 0.5-V/ns slew rate increases the window time by 0.7 ns, from 3 to 3.7 ns.
- (4) Specification is for SubLVDS receiver time only and does not take into account commanding and latency after commanding.



Low-speed interface is LPSDR and adheres to the #6.6 and AC/DC Operating Conditions table in JEDEC Standard No. 209B, Low Power Double Data Rate (LPDDR) JESD209B.

图 6-2. LPSDR Switching Parameters




图 6-3. LPSDR Input Rise and Fall Slew Rate







图 6-4. SubLVDS Input Rise and Fall Slew Rate






图 6-5. Window Time Derating Concept





图 6-6. SubLVDS Switching Parameters



Note: Refer to #7.3.3 for details.

图 6-7. High-Speed Training Scan Window




图 6-8. SubLVDS Voltage Parameters






图 6-9. SubLVDS Waveform Parameters




图 6-10. SubLVDS Equivalent Input Circuit




图 6-11. LPSDR Input Hysteresis





图 6-12. LPSDR Read Out



See *Timing* for more information.

图 6-13. Test Load Circuit for Output Propagation Measurement

6.8 Switching Characteristics

Over operating free-air temperature range (unless otherwise noted).(1)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PD}	Output propagation, Clock to Q, rising edge of LS_CLK input to LS_RDATA output. (figure 12 xref)	C _L = 45 pF			15	ns
	Slew rate, LS_RDATA		0.5			V/ns
	Output duty cycle distortion, LS_RDATA		40%		60%	

⁽¹⁾ Device electrical characteristics are over *Recommended Operating Conditions* unless otherwise noted.

6.9 System Mounting Interface Loads

PARAMETER		MIN	NOM	MAX	UNIT
Maximum system mounting interface	Thermal interface area (see 图 6-14)			62	N
	Clamping and electrical interface area (see 6-14)			110	N






图 6-14. System Interface Loads

6.10 Physical Characteristics of the Micromirror Array

	PARAMETER			UNIT
	Number of active columns	See 图 6-15	1920	micromirrors
	Number of active rows	See 图 6-15	1080	micromirrors
ε	Micromirror (pixel) pitch	See 图 6-16	5.4	μm
	Micromirror active array width	Micromirror pitch × number of active columns; see 图 6-15	10.368	mm
	Micromirror active array height	Micromirror pitch × number of active rows; see	5.832	mm
	Micromirror active border	Pond of micromirror (POM) ⁽¹⁾	20	micromirrors/side

(1) The structure and qualities of the border around the active array includes a band of partially functional micromirrors called the POM. These micromirrors are structurally and/or electrically prevented from tilting toward the bright or ON state, but still require an electrical bias to tilt toward OFF.

Submit Document Feedback




图 6-15. Micromirror Array Physical Characteristics




图 6-16. Mirror (Pixel) Pitch



6.11 Micromirror Array Optical Characteristics

ı	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
Micromirror tilt ang	le	DMD landed state ⁽¹⁾		17		degree
Micromirror tilt ang	le tolerance ^{(2) (3) (4) (5)}		- 1.4		1.4	degree
Micromirror tilt dire	otion (6) (7)	Landed ON state		180		dograe
Microminor uit dire	CHOTICOT	Landed OFF state		270		degree
Micromirror crosso	ver time ⁽⁸⁾	Typical performance		1	3	IIC.
Micromirror switching time ⁽⁹⁾		Typical performance	10			μs
	Bright pixel(s) in active area	Gray 10 Screen (12)			0	
	Bright pixel(s) in the POM (13)	Gray 10 Screen (12)			1	
Image performance ⁽¹⁰⁾	Dark pixel(s) in the active area (14)	White Screen			4	micromirrors
	Adjacent pixel(s) (15)	Any Screen			0	
	Unstable pixel(s) in active area (16)	Any Screen			0	

- (1) Measured relative to the plane formed by the overall micromirror array.
- (2) Additional variation exists between the micromirror array and the package datums.
- (3) Represents the landed tilt angle variation relative to the nominal landed tilt angle.
- (4) Represents the variation that can occur between any two individual micromirrors, located on the same device or located on different devices.
- (5) For some applications, it is critical to account for the micromirror tilt angle variation in the overall system optical design. With some system optical designs, the micromirror tilt angle variation within a device may result in perceivable non-uniformities in the light field reflected from the micromirror array. With some system optical designs, the micromirror tilt angle variation between devices may result in colorimetry variations, system efficiency variations, or system contrast variations.
- (6) When the micromirror array is landed (not parked), the tilt direction of each individual micromirror is dictated by the binary contents of the CMOS memory cell associated with each individual micromirror. A binary value of 1 results in a micromirror landing in the ON state direction. A binary value of 0 results in a micromirror landing in the OFF state direction. See [8] 6-17.
- (7) Micromirror tilt direction is measured as in a typical polar coordinate system: Measuring counter-clockwise from a 0° reference which is aligned with the +X Cartesian axis.
- (8) The time required for a micromirror to nominally transition from one landed state to the opposite landed state.
- (9) The minimum time between successive transitions of a micromirror.
- (10) Conditions of Acceptance: All DMD image quality returns will be evaluated using the following projected image test conditions:

Test set degamma shall be linear

Test set brightness and contrast shall be set to nominal

The diagonal size of the projected image shall be a minimum of 20 inches

The projections screen shall be 1X gain

The projected image shall be inspected from a 38 inch minimum viewing distance

The image shall be in focus during all image quality tests

- (11) Bright pixel definition: A single pixel or mirror that is stuck in the ON position and is visibly brighter than the surrounding pixels
- (12) Gray 10 screen definition: All areas of the screen are colored with the following settings:

Red = 10/255

Green = 10/255

Blue = 10/255

- (13) POM definition: Rectangular border of off-state mirrors surrounding the active area
- (14) Dark pixel definition: A single pixel or mirror that is stuck in the OFF position and is visibly darker than the surrounding pixels
- (15) Adjacent pixel definition: Two or more stuck pixels sharing a common border or common point, also referred to as a cluster
- (16) Unstable pixel definition: A single pixel or mirror that does not operate in sequence with parameters loaded into memory. The unstable pixel appears to be flickering asynchronously with the image

Submit Document Feedback




图 6-17. Landed Pixel Orientation and Tilt

6.12 Window Characteristics

PARAMETER ⁽¹⁾ Window material designation			NOM	MAX	UNIT
			Corning Eagle XG		
Window refractive index	at wavelength 546.1 nm		1.5119		
Window aperture ⁽²⁾	'			See (2)	
Illumination overfill ⁽³⁾				See (3)	
Window transmittance, single-pass through both surfaces and glass	Minimum within the wavelength range 420 to 680 nm. Applies to all angles 0° to 30° AOI.	97%			
Window Transmittance, single-pass through both surfaces and glass	Average over the wavelength range 420 to 680 nm. Applies to all angles 30° to 45° AOI.	97%			

- (1) See Optical Interface and System Image Quality Considerations for more information.
- (2) See the package mechanical characteristics for details regarding the size and location of the window aperture.
- The active area of the DLP4710LC device is surrounded by an aperture on the inside of the DMD window surface that masks structures of the DMD device assembly from normal view. The aperture is sized to anticipate several optical conditions. Overfill light illuminating the area outside the active array can scatter and create adverse effects to the performance of an end application using the DMD. The illumination optical system should be designed to limit light flux incident outside the active array to less than 10% of the average flux level in the active area. Depending on the particular system's optical architecture and assembly tolerances, the amount of overfill light on the outside of the active array may cause system performance degradation.

6.13 Chipset Component Usage Specification

The DLP4710 is a component of one or more TI ®DLP chipsets. Reliable function and operation of the DLP4710 requires that it be used in conjunction with the other components of the applicable DLP chipset, including those components that contain or implement TI DMD control technology. TI DMD control technology is the TI technology and devices for operating or controlling a DLP DMD.

备注

TI assumes no responsibility for image quality artifacts or DMD failures caused by optical system operating conditions exceeding limits described previously.



6.14 Software Requirements

备注

The DLP4710 DMD has mandatory software requirements. Refer to *Software Requirements for TI* [®]DLP [™]Pico TRP Digital Micromirror Devices application report for additional information. Failure to use the specified software will result in failure at power up.



7 Detailed Description


7.1 Overview

The DLP4710LC device is a 0.47 inch diagonal spatial light modulator of aluminum micromirrors. Pixel array size is 1920 columns by 1080 rows in a square grid pixel arrangement. The electrical interface is Sub Low Voltage Differential Signaling (SubLVDS) data.

DLP4710LC device is part of the chipset comprising the DLP4710LC DMD, DLPC3479 controller, and DLPA3000 or DLPA3005 PMIC/LED driver. To ensure reliable operation, the DLP4710LC DMD must always be used with either the DLPC3479 controller and the DLPA3000 or DLPA3005 PMIC/LED drivers.



7.2 Functional Block Diagram



备注

Simplified for clarity.

7.3 Feature Description

7.3.1 Power Interface

The power management IC, DLPA3000/DLPA3005, contains three regulated DC supplies for the DMD reset circuitry: VBIAS, VRESET and VOFFSET, as well as the 2 regulated DC supplies for the DLPC3479 controller.

7.3.2 Low-Speed Interface

The Low Speed Interface handles instructions that configure the DMD and control reset operation. LS_CLK is the low - speed clock, and LS_WDATA is the low speed data input.

7.3.3 High-Speed Interface

The purpose of the high-speed interface is to transfer pixel data rapidly and efficiently, making use of high speed DDR transfer and compression techniques to save power and time. The high-speed interface is composed of differential SubLVDS receivers for inputs, with a dedicated clock.

7.3.4 Timing

The data sheet provides timing test results at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be considered.

6-13 shows an equivalent test load circuit for the output under test. Timing reference loads are not intended as a precise representation of any particular system environment or depiction of the actual load presented by a production test. TI recommends that system designers use IBIS or other simulation tools to correlate the timing reference load to a system environment. The load capacitance value stated is intended for characterization and measurement of AC timing signals only. This load capacitance value does not indicate the maximum load the device is capable of driving.

7.4 Device Functional Modes

DMD functional modes are controlled by the DLPC3479 controller. See the DLPC3479 controller data sheet or contact a TI applications engineer.

7.5 Optical Interface and System Image Quality Considerations

备注

TI assumes no responsibility for image quality artifacts or DMD failures caused by optical system operating conditions exceeding limits described previously.

7.5.1 Optical Interface and System Image Quality

TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment optical performance involves making trade-offs between numerous component and system design parameters. Optimizing system optical performance and image quality strongly relate to optical system design parameter trades. Although it is not possible to anticipate every conceivable application, projector image quality and optical performance is contingent on compliance to the optical system operating conditions described in the following sections.

7.5.1.1 Numerical Aperture and Stray Light Control

The angle defined by the numerical aperture of the illumination and projection optics at the DMD optical area is typically the same. Ensure this angle does not exceed the nominal device micromirror tilt angle unless appropriate apertures are added in the illumination or projection pupils to block out flat-state and stray light from the projection lens. The micromirror tilt angle defines DMD capability to separate the "ON" optical path from any other light path, including undesirable flat – state specular reflections from the DMD window, DMD border structures, or other system surfaces near the DMD such as prism or lens surfaces. If the numerical aperture exceeds the micromirror tilt angle, or if the projection numerical aperture angle is more than two degrees larger

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

than the illumination numerical aperture angle (and vice versa), contrast degradation and objectionable artifacts in the display border and/or active area may occur.

7.5.1.2 Pupil Match

The optical and image quality specifications assume that the exit pupil of the illumination optics is nominally centered within 2° of the entrance pupil of the projection optics. Misalignment of pupils can create objectionable artifacts in the display border and/or active area. These artifacts may require additional system apertures to control, especially if the numerical aperture of the system exceeds the pixel tilt angle.

7.5.1.3 Illumination Overfill

The active area of the device is surrounded by an aperture on the inside DMD window surface that masks structures of the DMD chip assembly from normal view, and is sized to anticipate several optical operating conditions. Overfill light illuminating the window aperture can create artifacts from the edge of the window aperture opening and other surface anomalies that may be visible on the screen. Be sure to design an illumination optical system that limits light flux incident anywhere on the window aperture from exceeding approximately 10% of the average flux level in the active area. Depending on the particular optical architecture, overfill light may require further reduction below the suggested 10% level in order to be acceptable.

7.6 Micromirror Array Temperature Calculation




图 7-1. DMD Thermal Test Points

Micromirror array temperature can be computed analytically from measurement points on the outside of the package, the ceramic package thermal resistance, the electrical power dissipation, and the illumination heat load. The relationship between micromirror array temperature and the reference ceramic temperature is provided by the following equations:

$$T_{ARRAY} = T_{CERAMIC} + (Q_{ARRAY} \times R_{ARRAY} - TO - CERAMIC)$$
(1)

$$Q_{ARRAY} = Q_{ELECTRICAL} + Q_{ILLUMINATION}$$
(2)

$$Q_{ILLUMINATION} = (C_{L2W} \times SL)$$

(3)

where

- T_{ARRAY} = Computed DMD array temperature (°C)
- T_{CERAMIC} = Measured ceramic temperature (°C), TP1 location in 图 7-1
- R_{ARRAY TO CERAMIC} = DMD package thermal resistance from array to outside ceramic (°C/W) specified in #6.5
- Q_{ARRAY} = Total DMD power; electrical plus absorbed (calculated) (W)
- Q_{ELECTRICAL} = Nominal DMD electrical power dissipation (W)
- C_{I 2W} = Conversion constant for screen lumens to absorbed optical power on the DMD (W/lm) specified below
- SL = Measured ANSI screen lumens (Im)

The electrical power dissipation of the DMD varies and depends on the voltages, data rates and operating frequencies. Use a nominal electrical power dissipation of 0.25 W to calculate array temperature. Absorbed optical power from the illumination source varies and depends on the operating state of the micromirrors and the intensity of the light source. Equations shown above are valid for a 1-chip DMD system with total projection efficiency through the projection lens from DMD to the screen of 87%.

The conversion constant CL2W is based on the DMD micromirror array characteristics. The conversion constant assumes a spectral efficiency of 300 lm/W for the projected light and illumination distribution of 83.7% on the DMD active array, and 16.3% on the DMD array border and window aperture. The conversion constant is calculated to be 0.00266 W/lm.

The following is a sample calculation for typical projection application:

 $T_{CERAMIC}$ = 55°C (measured) SL = 1500 lm (measured) $Q_{ELECTRICAL}$ = 0.25 W CL2W = 0.00266 W/lm Q_{ARRAY} = 0.25 W + (0.00266 W/lm × 1500 lm) = 4.24 W T_{ARRAY} = 55°C + (4.24 W × 1.1°C/W) = 59.66°C

7.7 Micromirror Landed-On/Landed-Off Duty Cycle

7.7.1 Definition of Micromirror Landed-On and Landed-Off Duty Cycle

The micromirror landed-on/landed-off duty cycle (landed duty cycle) denotes the amount of time (as a percentage) that an individual micromirror is landed in the ON state versus the amount of time the same micromirror is landed in the OFF state.

As an example, a landed duty cycle of 75/25 indicates that the referenced pixel is in the ON state 75% of the time (and in the OFF state 25% of the time), whereas 25/75 indicates that the pixel is in the OFF state 75% of the time. Likewise, 50/50 indicates that the pixel is ON 50% of the time and OFF 50% of the time.

When assessing landed duty cycle, the time spent switching from the current state to the opposite state is considered negligible and is thus ignored.

Because a micromirror can only be landed in one state or the other (ON or OFF), the two numbers (percentages) nominally add to 100.In practice, image processing algorithms in the DLP chipset can result a total of less that 100.

7.7.2 Landed Duty Cycle and Useful Life of the DMD

Knowing the long-term average landed duty cycle (of the end product or application) is important because subjecting all (or a portion) of the DMD's micromirror array (also called the active array) to an asymmetric landed duty cycle for a prolonged period of time can reduce the DMD's usable life.

It is the symmetry or asymmetry of the landed duty cycle that is relevant. The symmetry of the landed duty cycle is determined by how close the two numbers (percentages) are to being equal. For example, a landed duty cycle of 50/50 is perfectly symmetrical whereas a landed duty cycle of 100/0 or 0/100 is perfectly asymmetrical.

7.7.3 Landed Duty Cycle and Operational DMD Temperature

Operational DMD temperature and landed duty cycle interact to affect the usable life of the DMD. This interaction can be used to reduce the impact that an asymmetrical landed duty cycle has on the useable life of the DMD. 🖺 6-1 describes this relationship. The importance of this curve is that:

- · All points along this curve represent the same usable life.
- All points above this curve represent lower usable life (and the further away from the curve, the lower the usable life).
- All points below this curve represent higher usable life (and the further away from the curve, the higher the usable life).

In practice, this curve specifies the maximum operating DMD temperature that the DMD should be operated at for a give long-term average landed duty cycle.

7.7.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application

During a given period of time, the landed duty cycle of a given pixel depends on the image content being displayed by that pixel.

In the simplest case for example, when the system displays pure-white on a given pixel for a given time period, that pixel operates very close to a 100/0 landed duty cycle during that time period. Likewise, when the system displays pure-black, the pixel operates very close to a 0/100 landed duty cycle.

Between the two extremes (ignoring for the moment color and any image processing that may be applied to an incoming image), the landed duty cycle tracks one-to-one with the gray scale value, as shown in 表 7-1.

表 7-1. Grayscale Value and Landed Duty Cycle

and Editaba Baty Cybio				
Grayscale Value	Nominal Landed Duty Cycle			
0%	0/100			
10%	10/90			
20%	20/80			
30%	30/70			
40%	40/60			
50%	50/50			
60%	60/40			
70%	70/30			
80%	80/20			
90%	90/10			
100%	100/0			

To account for color rendition (and continuing to ignore image processing for this example) requires knowing both the color intensity (from 0% to 100%) for each constituent primary color (red, green, and/or blue) for the given pixel as well as the color cycle time for each primary color, where *color cycle time* describes the total percentage of the frame time that a given primary must be displayed in order to achieve the desired white point.

During a given period of time, the nominal landed duty cycle of a given pixel can be calculated as shown in 5π 4:

Product Folder Links: DI P4710

Landed Duty Cycle = (Red_Cycle_% × Red_Scale_Value) + (Green_Cycle_% × Green_Scale_Value) + (Blue_Cycle_% (4) × Blue_Scale_Value)

where

- Red_Cycle_% represents the percentage of the frame time that red displays to achieve the desired white point
- Green_Cycle_% represents the percentage of the frame time that green displays to achieve the desired white point
- Blue_Cycle_% represents the percentage of the frame time that blue displays to achieve the desired white
 point

For example, assume that the ratio of red, green and blue color cycle times are as listed in $\frac{1}{8}$ 7-2 (in order to achieve the desired white point) then the resulting nominal landed duty cycle for various combinations of red, green, blue color intensities are as shown in $\frac{1}{8}$ 7-3.

表 7-2. Example Landed Duty Cycle for Full-Color Pixels

Red Cycle	Green Cycle	Blue Cycle
Percentage	Percentage	Percentage
50%	20%	30%

表 7-3. Color Intensity Combinations

the control interior of the control												
Green Scale Value	Blue Scale Value	Nominal Landed Duty Cycle										
0%	0%	0/100										
0%	0%	50/50										
100%	0%	20/80										
0%	100%	30/70										
0%	0%	6/94										
35%	0%	7/93										
0%	60%	18/82										
100%	0%	70/30										
100%	100%	50/50										
0%	100%	80/20										
35%	0%	13/87										
35%	60%	25/75										
0%	60%	24/76										
100%	100%	100/0										
	Value 0% 0% 0% 100% 0% 35% 0% 100% 0% 35% 35% 0%	Value Value 0% 0% 0% 0% 100% 0% 0% 100% 0% 0% 35% 0% 0% 60% 100% 0% 0% 100% 0% 100% 35% 0% 35% 60% 0% 60%										

The last factor to consider when estimating the landed duty cycle is any applied image processing. In the DLPC34xx controller family, the two functions which influence the actual landed duty cycle are Gamma and IntelliBright $^{\text{TM}}$, and bitplane sequencing rules.

Gamma is a power function of the form $Output_Level = A \times Input_Level^{Gamma}$, where A is a scaling factor that is typically set to 1.

In the DLPC34xx controller family, gamma is applied to the incoming image data on a pixel-by-pixel basis. A typical gamma factor is 2.2, which transforms the incoming data as shown in $\boxed{8}$ 7-2.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback






图 7-2. Example of Gamma = 2.2

As shown in 🖺 7-2, when the gray scale value of a given input pixel is 40% (before gamma is applied), then gray scale value is 13% after gamma is applied. Because gamma has a direct impact on the displayed gray scale level of a pixel, it also has a direct impact on the landed duty cycle of a pixel.

The IntelliBright algorithms content adaptive illumination control (CAIC) and local area brightness boost (LABB) also apply transform functions on the gray scale level of each pixel.

But while amount of gamma applied to every pixel (of every frame) is constant (the exponent, gamma, is constant), CAIC and LABB are both adaptive functions that can apply a different amounts of either boost or compression to every pixel of every frame.

Consideration must also be given to any image processing which occurs before the DLPC3439 or DLPC3479 controller.

Submit Document Feedback

8 Application and Implementation

8.1 Application Information

The DMDs are spatial light modulators which reflect incoming light from an illumination source to one of two directions, with the primary direction being into a projection or collection optic. Each application is derived primarily from the optical architecture of the system and the format of the data coming into the dual DLPC3479 controllers. The new high tilt pixel in the bottom-illuminated DMD increases brightness performance and enables a smaller system footprint for thickness constrained applications. Applications of interest include

DMD power-up and power-down sequencing is strictly controlled by the DLPA3000/DLPA3005. Refer to *Power Supply Recommendations* for power-up and power-down specifications. To ensure reliable operation, the DLP4710LC DMD must always be used with two DLPC3479 controllers and a DLPA3000 or DLPA3005 PMIC/LED driver.

8.2 Typical Application




图 8-1. Typical Application Diagram

8.2.1 Design Requirements

A pico-projector is created by using a DLP chip set comprised of a DLP4710 DMD, two DLPC3439 controllers and a DLPA3000/DLPA3005 PMIC/LED driver. The DLPC3439 controllers do the digital image processing, the DLPA3000/DLPA3005 provides the needed analog functions for the projector, and the DLP4710 DMD is the display device for producing the projected image.

In addition to the three DLP chips in the chip set, other chips are needed. At a minimum a Flash part is needed to store the software and firmware to control each DLPC3439 controller.

The illumination light that is applied to the DMD is typically from red, green, and blue LEDs. These are often contained in three separate packages, but sometimes more than one color of LED die may be in the same package to reduce the overall size of the pico-projector.

For connecting the DLPC3439 controllers to the multimedia front end for receiving images, a 24-bit parallel interface is used. An I2C interface should be connected to the multimedia front end for sending commands to one of the DLPC3439 controllers for configuring the DLPC3439 controller for different features.

8.2.2 Detailed Design Procedure

For connecting the two DLPC3439 controllers, the DLPA3000/DLPA3005, and the DLP4710 DMD, see the reference design schematic. When a circuit board layout is created from this schematic a very small circuit board is possible. An example small board layout is included in the reference design data base. Layout guidelines should be followed to achieve a reliable projector.

The optical engine that has the LED packages and the DMD mounted to it is typically supplied by an optical OEM who specializes in designing optics for DLP projectors.

8.2.3 Application Curve

As the LED currents that are driven time-sequentially through the red, green, and blue LEDs are increased, the brightness of the projector increases. This increase is somewhat non-linear, and the curve for typical white screen lumens changes with LED currents is as shown in 88-2. For the LED currents shown, it's assumed that the same current amplitude is applied to the red, green, and blue LEDs.




图 8-2. Luminance vs Current

Submit Document Feedback



9 Power Supply Recommendations

The following power supplies are all required to operate the DMD: VDD, VDDI, VOFFSET, VBIAS, and VRESET. All VSS connections are also required. DMD power-up and power-down sequencing is strictly controlled by the DLPA3000/DLPA3005 devices.

备注

For reliable operation of the DMD, the following power supply sequencing requirements must be followed. Failure to adhere to the prescribed power-up and power-down procedures may affect device reliability. VDD, VDDI, VOFFSET, VBIAS, and VRESET power supplies have to be coordinated during power-up and power-down operations. Failure to meet any of the below requirements will result in a significant reduction in the DMD's reliability and lifetime. Refer to Figure 23. VSS must also be connected.

VDD, VDDI, VOFFSET, VBIAS, and VRESET power supplies have to be coordinated during power-up and power-down operations. Failure to meet any of the below requirements will result in a significant reduction in the DMD's reliability and lifetime. Refer to Figure 23. VSS must also be connected.

9.1 DMD Power Supply Power-Up Procedure


- During the power-up sequence, VDD and VDDI must always start and settle before VOFFSET, VBIAS, and VRESET voltages are applied to the DMD.
- During the power-up sequence, it is a strict requirement that the voltage difference between VBIAS and VOFFSET must be within the specified limit shown in #6.4. Refer to 表 9-1 for the power-up sequence, delay requirements.
- During the power-up sequence, there is no requirement for the relative timing of VRESET with respect to VBIAS and VOFFSET.
- Power supply slew rates during the power-up sequence are flexible, provided that the transient voltage levels follow the requirements specified in # 6.1, in # 6.4, and in # 9.3.
- During the power-up sequence, LPSDR input pins must not be driven high until after VDD/VDDI have settled at operating voltages listed in #6.4.

9.2 DMD Power Supply Power-Down Procedure

- The power-down sequence is the reverse order of the previous power-up sequence. During the power-down sequence, VDD and VDDI must be supplied until after VBIAS, VRESET, and VOFFSET are discharged to within 4 V of ground.
- During the power-down sequence, it is a strict requirement that the voltage difference between VBIAS and VOFFSET must be within the specified limit shown in #6.4.
- During the power-down sequence, there is no requirement for the relative timing of VRESET with respect to VBIAS and VOFFSET.
- Power supply slew rates during the power-down sequence, are flexible, provided that the transient voltage levels follow the requirements specified in #6.1, in #6.4, and in 节9.3.
- During the power-down sequence, LPSDR input pins must be less than VDD/VDDI specified in #6.4.



9.3 Power Supply Sequencing Requirements



- A. DLP controller and PMIC controls start of DMD operation
- B. Mirror park sequence starts
- C. Mirror park sequence ends. DLP controller and PMIC disables VBIAS, VOFFSET, and VRESET.
- D. Power off
- E. Refer to 表 9-1 and 图 9-2 for critical power-up sequence delay requirements.
- F. When system power is interrupted, the ASIC driver initiates hardware the power-down sequence, that disables VBIAS, VRESET and VOFFSET after the micromirror park sequence is complete. Software the power-down sequence, disables VBIAS, VRESET, and VOFFSET after the micromirror park sequence through software control.
- G. To prevent excess current, the supply voltage delta |VBIAS VRESET| must be less than specified limit shown in #6.4.
- H. Drawing is not to scale and details are omitted for clarity.


图 9-1. Power Supply Sequencing Requirements (Power Up and Power Down)

Submit Document Feedback



表 9-1. Power-Up Sequence Delay Requirement

	PARAMETER	MIN	MAX	UNIT
t _{DELAY}	Delay requirement from VOFFSET power up to VBIAS power up	2		ms
VOFFSET	Supply voltage level during power - up sequence delay (see 9-2)		6	V
VBIAS	Supply voltage level during power - up sequence delay (see 9-2)		6	V



A. Refer to $\frac{1}{8}$ 9-1 for VOFFSET and VBIAS supply voltage levels during power-up sequence delay.

图 9-2. Power-Up Sequence Delay Requirement



10 Layout

10.1 Layout Guidelines

There are no specific layout guidelines for the DMD as typically DMD is connected using a board to board connector to a flex cable. Flex cable provides the interface of data and Ctrl signals between the DLPC3439 controller and the DLP4710 DMD. For detailed layout guidelines refer to the layout design files. Some layout guideline for the flex cable interface with DMD are:

- Match lengths for the LS_WDATA and LS_CLK signals.
- Minimize vias, layer changes, and turns for the HS bus signals. Refer 图 10-1.
- Minimum of two 220-nF decoupling capacitor close to VBIAS. Capacitor C3 and C10 in

 10-1.
- Minimum of two 220-nF decoupling capacitor close to VRST. Capacitor C1 and C9 in 🛭 10-1.
- Minimum of two 220-nF decoupling capacitor close to VOFS. Capacitor C2 and C8 in 🗵 10-1.
- Minimum of four 220-nF decoupling capacitor close to VDDI and VDD. Capacitor C4, C5, C6 and C7 in \$\text{\tilde{\text{\texi{\text{\text{\texi{\text{\text{\texi{\text{\text{\texi}\text{\text{\texi{\texi{\texi{\texi{\texi{\texi{\texi{\texi{\texi}\texi{\texi{\texi{\texi{\texi{\texi{

10.2 Layout Example




图 10-1. Power Supply Connections

Submit Document Feedback

11 Device and Documentation Support

11.1 Device Support

11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

11.1.2 Device Nomenclature




图 11-1. Part Number Description

11.1.3 Device Markings

The device marking includes the legible character string GHJJJJK DLP4710AFQL. GHJJJJK is the lot trace code. DLP4710AFQL is the device marking.




图 11-2. DMD Marking Locations

11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER SAMPLE & BUY		PRODUCT FOLDER SAMPLE & BUY TECHNICAL DOCUMENTS			TOOLS & SOFTWARE	SUPPORT & COMMUNITY		
DLP4710	Click here	Click here	Click here	Click here	Click here				
DLPC3439	Click here	Click here	Click here	Click here	Click here				
DLPA3000	Click here	Click here	Click here	Click here	Click here				
DLPA3005	Click here	Click here	Click here	Click here	Click here				

表 11-1. Related Links



11.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击 订阅更新 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.4 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

11.5 Trademarks

Pico[™], IntelliBright[™], and TI E2E[™] are trademarks of Texas Instruments. DLP[®] is a registered trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com 11-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DLP4710AFQL	ACTIVE	CLGA	FQL	100	80	RoHS & Green	NI/AU	N / A for Pkg Type	0 to 70		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 4-May-2022


TRAY





Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
DLP4710AFQL	FQL	CLGA	100	80	8 x 10	150	315	135.9	12190	28	31.5	15.45







重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司