

Technical documentation



Support & ക training

#### LM22679, LM22679-Q1

ZHCS535M -FEBRUARY 2013 - REVISED OCTOBER 2020

### 采用简便封装的 LM22679/-Q1 42V、5A SIMPLE SWITCHER<sup>®</sup> 降压稳压器

### 1 特性

1

Texas

- 推出的新产品: LM61460 3V 至 36V、6A 低 EMI 同步转换器
- 宽输入电压范围:4.5V 至 42V
- 内部补偿电压模式控制

INSTRUMENTS

- 与低 ESR 陶瓷电容器一起工作时运行稳定
- 100mΩN 沟道 MOSFET 输出电压选项:
- -可调节(输出电压最低为 1.285V) -5.0 (输出电压固定为 5V)
- ±1.5% 反馈基准电压精度
- 500kHz 开关频率
- -40°C 至 125°C 的工作结温范围
- 可调软启动
- 可调节电流限制 ٠
- 集成式自举二极管
- 完全支持 WEBENCH<sup>®</sup>
- LM22679-Q1 采用汽车级流程制造,符合 AEC-Q100 标准
- PFM (外露焊盘)封装

### 2 应用

- 工业分布式电源应用
- 测试和测量
- 电器
- 通用宽输入电压应用

### 3 说明

LM22679 开关稳压器可使用最少的外部元件来提供实 现高效高压降压稳压器所需的全部功能。这款稳压器易

Ô

于使用,且集成有一个 42V N 沟道 MOSFET 开关, 可提供高达 5A 的负载电流。并且特有出色的线路和负 载调节以及高效率 (> 90%)。电压模式控制提供较短的 最小接通时间,从而实现了输入和输出电压间的最宽比 率。内部环路补偿意味着用户无需承担计算环路补偿组 件的枯燥工作。这款稳压器提供有 5V 固定输出和可调 输出电压两种选项。500kHz的开关频率使得小型外部 组件的使用成为可能并可实现良好的瞬态响应。通过选 择一个单个外部电容器可提供一个可调软启动特性。此 外,还可使用单个外部电阻器来设定开关电流限值,从 而优化解决方案。LM22679 器件还内置有热关断和限 流功能,可防止器件发生意外过载。

新产品 LM61460 可以提高效率、降低待机静态电流并 提升 EMI 性能。请参阅器件比较表进行比较。开始使 用 LM61460 进行 WEBENCH 设计

LM22679 器件是德州仪器 (TI) SIMPLE SWITCHER® 系列产品。SIMPLE SWITCHER 理念使用最小外部组 件数量和 TI WEBENCH 设计工具提供一个易于使用的 完整设计。为了简化设计, TI 的 WEBENCH 工具包含 诸如外部组件计算、电气模拟、散热模拟以及内置电路 板等特性。

器	件	信	悹
HH		IP	10

器件型号	封装 <sup>(1)</sup>	封装尺寸(标称值)		
LM22679	TO-263 (7)	10 16mm v 0 85mm		
LM22679-Q1	10-203 (7)	10.101111 × 9.001111		

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。



简化版应用电路原理图



### **Table of Contents**

1	特性	1
2	应用	1
3	说明	1
4	Revision History	2
5	Pin Configuration and Functions	3
	Pin Functions	3
6	Specifications	4
	6.1 Absolute Maximum Ratings	4
	6.2 Handling Ratings: LM22679	4
	6.3 Handling Ratings: LM22679-Q1	4
	6.4 Recommended Operating Conditions	4
	6.5 Thermal Information	4
	6.6 Electrical Characteristics	5
	6.7 Typical Characteristics	6
7	Detailed Description	8
	7.1 Overview.	8
	7.2 Functional Block Diagram	В

7.3 Feature Description	9
7.4 Device Functional Modes	10
8 Application and Implementation	14
8.1 Application Information	14
8.2 Typical Application	15
9 Power Supply Recommendations	19
10 Layout	<mark>20</mark>
10.1 Layout Guidelines	<mark>20</mark>
10.2 Layout Example	<mark>21</mark>
10.3 Thermal Considerations	<mark>22</mark>
11 Device and Documentation Support	<mark>23</mark>
11.1 Documentation Support	23
11.2 支持资源	23
11.3 接收文档更新通知	
11.4 Trademarks	
11.5 术语表	23
116 静由放由擎告	23

### **4 Revision History**

CI	hanges from Revision L (November 2014) to Revision M (October 2020)	Page
•		1
•	更新了整个文档的表、图和交叉参考的编号格式	1
CI	hanges from Revision K (March 2013) to Revision L (November 2014)	Page
сі •	hanges from Revision K (March 2013) to Revision L (November 2014) 添加了 <i>引脚配置和功能</i> 部分、 <i>处理等级</i> 表、 <i>特性说明</i> 部分、 <i>器件功能模式、应用和实施</i> 部分、	Page <i>电源相关建议</i>
CI •	hanges from Revision K (March 2013) to Revision L (November 2014) 添加了 引脚配置和功能 部分、处理等级 表、特性说明 部分、器件功能模式、应用和实施 部分、 部分、布局 部分、器件和文档支持 部分以及机械、封装和可订购信息 部分	Page <i>电源相关建议</i> 

•	Deleted Inverting Regulator Application	
---	---	--



### **5** Pin Configuration and Functions



#### 图 5-1. 7-Pin NDR Package Top View

#### **Pin Functions**

PIN		TVDE	DESCRIPTION		
NAME	NO.		DESCRIPTION		
SW	1	0	Switch Output	Switching output of regulator	
VIN	2	I	Input Voltage	Supply input to regulator	
BOOT	3	I	Bootstrap input	Provides the gate voltage for the high side NFET	
GND	4	_	Ground input to regulator; system common	System ground pin	
IADJ	5	I	Current limit adjust input pin	A resistor attached between this pin and GND can be used to set the current limit threshold. Pin can be left floating and internal setting will be default.	
FB	6	I	Feedback Input	Feedback input to regulator	
SS	7	0	Soft-start pin	Used to increase soft-start time. See $\#$ 7.3.2.	
EP	EP	—	Exposed Pad	Connect to ground. Provides thermal connection to PCB. See #8.	

### 6 Specifications

#### 6.1 Absolute Maximum Ratings

	MIN	MAX	UNIT
VIN to GND		43	V
SS, IADJ Pin Voltage	- 0.5	7	V
SW to GND <sup>(1)</sup>	- 5	V <sub>IN</sub>	V
Boot Pin Voltage		V <sub>SW</sub> + 7	V
FB Pin Voltage	- 0.5	7	V
Power Dissipation	Internally Limited		
Junction Temperature <sup>(2)</sup>		150	°C

(1) The absolute-maximum specification of the 'SW to GND' applies to dc voltage. An extended negative voltage limit of - 10 V applies to a pulse of up to 50 ns.

(2) For soldering specifications, refer to refer to application report Absolute Maximum Ratings for Soldering (SNOA549).

#### 6.2 Handling Ratings: LM22679

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	e	- 65	150	°C
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	- 2	2	kV

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 6.3 Handling Ratings: LM22679-Q1

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature range		- 65	150	°C
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	- 2	2	kV

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>IN</sub>	Supply Voltage	4.5	42	V
	Junction Temperature Range	- 40	125	°C

#### 6.5 Thermal Information

	LM22679	
THERMAL METRIC <sup>(1)</sup> <sup>(2)</sup>	NDR	UNIT
	7 PINS	
R <sub>0 JA</sub> Junction-to-ambient thermal resistance	22	°C/W

(1) For more information about traditional and new thermal metrics, see the application report *IC Package Thermal Metrics* (SPRA953).

(2) The value of R <sub>0 JA</sub> for the PFM (TJ) package of 22°C/W is valid if package is mounted to 1 square inch of copper. The R <sub>0 JA</sub> value can range from 20 to 30°C/W depending on the amount of PCB copper dedicated to heat transfer. See application note AN-1797 TO-263 THIN Package (SNVA328) for more information.



### **6.6 Electrical Characteristics**

Typical values represent the most likely parametric norm at  $T_A = T_J = 25^{\circ}C$ , and are provided for reference purposes only. Unless otherwise specified:  $V_{IN} = 12$  V.

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT				
LM22679-5.0										
V	Foodbook Valtore	V <sub>IN</sub> = 8 V to 42 V	4.925	5.0	5.075	V				
V <sub>FB</sub> Feedback voltage		$V_{\text{IN}}$ = 8 V to 42 V, $$ - 40°C $\leqslant$ $T_{\text{J}}$ $\leqslant$ 125°C	4.9		5.1	v				
LM22679	-ADJ									
V <sub>FB</sub>	Feedback Voltage	V <sub>IN</sub> = 4.7 V to 42 V	1.266	1.285	1.304	V				
		$V_{\text{IN}}$ = 4.7 V to 42 V, $$ - 40°C $\leqslant$ $T_{\text{J}}$ $\leqslant$ 125°C	1.259		1.311	v				
ALL OUT	ALL OUTPUT VOLTAGE VERSIONS									
	Outersant Comment	V <sub>FB</sub> = 5 V		3.4						
IQ		$V_{FB}$ = 5 V, - 40°C $\leqslant$ T <sub>J</sub> $\leqslant$ 125°C			6	mA				
				0.8						
V <sub>ADJ</sub>	Current Limit Adjust Voltage		0.65		0.9	v				
		$-40^{\circ}\mathrm{C} \leqslant \mathrm{T_{J}} \leqslant 125^{\circ}\mathrm{C}$								
I <sub>CL</sub>	Current Limit		6.0	7.1	8.4	А				
		$-40^{\circ}C \leqslant T_{J} \leqslant 125^{\circ}C$	5.75		8.75					
IL	Output Leakage Current	V <sub>IN</sub> = 42 V, SS Pin = 0 V, V <sub>SW</sub> = 0 V		32	60	μA				
		V <sub>SW</sub> = -1 V		31	75	μA				
_	Switch On-Resistance			0.10	0.14	Ω				
RDS(ON)					0.2					
f <sub>O</sub>	Oscillator Frequency			500		ki la				
		$-40^{\circ}\mathrm{C} \leqslant \mathrm{T_{J}} \leqslant 125^{\circ}\mathrm{C}$	400		600	KI				
-	Minimum Off times	$\label{eq:constraint} \begin{array}{ c c c } & 200 \\ \hline -40^\circ C \leqslant T_J \leqslant 125^\circ C & 100 \\ \hline \end{array}$		200						
OFFMIN	Minimum On-time			300	ns					
T <sub>ONMIN</sub>	Minimum On-time			100		ns				
IBIAS	Feedback Bias Current	V <sub>FB</sub> = 1.3 V (ADJ Version Only)		230		nA				
	Coft start Current		50							
I <sub>SS</sub>	Soit-start Current	$-40^{\circ}\mathrm{C} \leqslant \mathrm{T_{J}} \leqslant 125^{\circ}\mathrm{C}$	30		70	μΑ				
T <sub>SD</sub>	Thermal Shutdown Threshold			150		°C				

(1) MIN and MAX limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate TI's Average Outgoing Quality Level (AOQL).

(2) Typical values represent most likely parametric norms at the conditions specified and are not ensured.



### 6.7 Typical Characteristics

 $V_{in}$  = 12 V,  $T_J$  = 25°C (unless otherwise specified)



6

Copyright © 2022 Texas Instruments Incorporated







### 7 Detailed Description

#### 7.1 Overview

The LM22679 incorporates a voltage mode constant frequency PWM architecture. In addition, input voltage feedforward is used to stabilize the loop gain against variations in input voltage. This allows the loop compensation to be optimized for transient performance. The power MOSFET, in conjunction with the diode, produces a rectangular waveform at the switch pin, that swings from about zero volts to VIN. The inductor and output capacitor average this waveform to become the regulator output voltage. By adjusting the duty cycle of this waveform, the output voltage can be controlled. The error amplifier compares the output voltage with the internal reference and adjusts the duty cycle to regulate the output at the desired value.

The internal loop compensation of the -ADJ option is optimized for outputs of 5 V and below. If an output voltage of 5 V or greater is required, the -5.0 option can be used with an external voltage divider. The minimum output voltage is equal to the reference voltage, that is, 1.285 V (typ).

### 7.2 Functional Block Diagram





### 7.3 Feature Description

#### 7.3.1 UVLO

The LM22679 also incorporates an input undervoltage lock-out (UVLO) feature. This prevents the regulator from turning on when the input voltage is not great enough to properly bias the internal circuitry. The rising threshold is 4.3 V (typ) while the falling threshold is 3.9 V (typ).

#### 7.3.2 Soft-Start

The soft-start feature allows the regulator to gradually reach steady-state operation, thus reducing start-up stresses. The internal soft-start feature brings the output voltage up in about 500  $\mu$ s. This time can be extended by using an external capacitor connected to the SS pin. Values in the range of 100 nF to 1  $\mu$ F are recommended. The approximate soft-start time can be estimated from  $524 \pm 1$ .

$$T_{SS} \approx 26 \times 10^3 \times C_{SS} \tag{1}$$

Soft-start is reset any time the part is shut down or a thermal overload event occurs.

#### 7.3.3 Bootstrap Supply

The LM22679 device incorporates a floating high-side gate driver to control the power MOSFET. The supply for this driver is the external boot-strap capacitor connected between the BOOT pin and SW. A good quality 10-nF ceramic capacitor must be connected to these pins with short, wide PCB traces. One reason the regulator imposes a minimum off-time is to ensure that this capacitor recharges every switching cycle. A minimum load of about 5 mA is required to fully recharge the bootstrap capacitor in the minimum off-time. Some of this load can be provided by the output voltage divider, if used.

#### 7.3.4 Internal Compensation

The LM22679 device has internal loop compensation designed to provide a stable regulator over a wide range of external power stage components. The internal compensation of the -ADJ option is optimized for output voltages below 5 V. If an output voltage of 5 V or greater is needed, the -5.0 option with an external resistor divider can be used.

Ensuring stability of a design with a specific power stage (inductor and output capacitor) can be tricky. The LM22679 stability can be verified using the WEBENCH Designer online circuit simulation tool. A quick start spreadsheet can also be downloaded from the online product folder.

The complete transfer function for the regulator loop is found by combining the compensation and power stage transfer functions. The LM22679 has internal type III loop compensation, as detailed in Internal Loop Compensation section. This is the approximate "straight line" function from the FB pin to the input of the PWM modulator. The power stage transfer function consists of a dc gain and a second order pole created by the inductor and output capacitor or capacitors. Due to the input voltage feedforward employed in the LM22679, the power stage dc gain is fixed at 20 dB. The second order pole is characterized by its resonant frequency and its quality factor (Q). For a first pass design, the product of inductance and output capacitance should conform to  $\ddot{T}$   $\vec{E}$   $\vec{I}$  2.

$$L \cdot C_{out} \approx 1.1 \times 10^{-9}$$
<sup>(2)</sup>

Alternatively, this pole should be placed between 1.5 kHz and 15 kHz and is given by 方程式 3.

 $F_{o} = \frac{1}{2\pi \cdot \sqrt{L \cdot C_{out}}}$ (3)

The Q factor depends on the parasitic resistance of the power stage components and is not typically in the control of the designer. Of course, loop compensation is only one consideration when selecting power stage components (see # 8 for more details).





图 7-1. Compensator Gain

In general, hand calculations or simulations can only aid in selecting good power stage components. Good design practice dictates that load and line transient testing should be done to verify the stability of the application. Also, Bode plot measurements should be made to determine stability margins. The *AN-1889 How to Measure the Loop Transfer Function of Power Supplies* application report (SNVA364) shows how to perform a loop transfer function measurement with only an oscilloscope and function generator.

#### 7.4 Device Functional Modes

#### 7.4.1 Shutdown Mode

The LM22679 device incorporates an input undervoltage lock-out (UVLO) feature. This prevents the regulator from turning on when the input voltage is not great enough to properly bias the internal circuitry. The rising threshold is 4.3 V (typ) while the falling threshold is 3.9 V (typ).

#### 7.4.2 Active Mode

The LM22679 is in Active Mode when VIN is above its UVLO level. See # 7.3.1 for more information on the UVLO level.

#### 7.4.3 Current Limit

The LM22679 device has current limiting to prevent the switch current from exceeding safe values during an accidental overload on the output. This peak current limit is found in # 6.6 under the heading of I<sub>CL</sub>. The maximum load current that can be provided, before current limit is reached, is determined from  $<math>\pi$ 程式 4.

$$|I_{out}|_{max} \approx |I_{CL} - \frac{(V_{in} - V_{out})}{2 \cdot L \cdot F_{sw}} \cdot \frac{V_{out}}{V_{in}}$$

where

• L is the value of the power inductor

When the LM22679 enters current limit, the output voltage will drop and the peak inductor current will be fixed at  $I_{CL}$  at the end of each cycle. The switching frequency will remain constant while the duty cycle drops. The load current will not remain constant, but will depend on the severity of the overload and the output voltage.

For very severe overloads ("short-circuit"), the regulator changes to a low frequency current foldback mode of operation. The frequency foldback is about 1/5 of the nominal switching frequency. This will occur when the current limit trips before the minimum on-time has elapsed. This mode of operation is used to prevent inductor current "run-away", and is associated with very low output voltages when in overload. 方程式 5 can be used to determine what level of output voltage will cause the part to change to low frequency current foldback.

(4)



$$V_x \le V_{in} \cdot F_{sw} \cdot T_{on} \cdot 1.8$$

where

- F<sub>sw</sub> is the normal switching frequency
- V<sub>in</sub> is the maximum for the application

If the overload drives the output voltage to less than or equal to  $V_x$ , the part will enter current foldback mode. If a given application can drive the output voltage to  $\leq V_x$ , during an overload, then a second criterion must be checked. 5R $\pm$ 3G gives the maximum input voltage, when in this mode, before damage occurs.

$$V_{in} \le \frac{V_{sc} + 0.4}{T_{on} \cdot F_{sw} \cdot 0.36}$$

where

- V<sub>sc</sub> is the value of output voltage during the overload
- f<sub>sw</sub> is the normal switching frequency

备注

If the input voltage should exceed this value, while in foldback mode, the regulator, the diode can be damaged, or both.

It is important to note that the voltages in these equations are measured at the inductor. Normal trace and wiring resistance will cause the voltage at the inductor to be higher than that at a remote load. Therefore, even if the load is shorted with zero volts across its terminals, the inductor will still see a finite voltage. It is this value that should be used for  $V_x$  and  $V_{sc}$  in the calculations. In order to return from foldback mode, the load must be reduced to a value much lower than that required to initiate foldback. This load "hysteresis" is a normal aspect of any type of current limit foldback associated with voltage regulators.

The safe operating area, when in short circuit mode, is shown in 🛛 7-2. Operating points below and to the right of the curve represent safe operation.



图 7-2. SOA

Copyright © 2022 Texas Instruments Incorporated

(6)



#### 7.4.4 Current Limit Adjustment

A key feature of the LM22679 device is the ability to adjust the peak switch current limit. This can be useful when the full current capability of the regulator is not required for a given application. A smaller current limit may allow the use of power components with lower current ratings, thus saving space and reducing cost. A single resistor between the IADJ pin and ground controls the current limit in accordance with [X] 7-3. The current limit mode is set during start-up of the regulator. When V<sub>IN</sub> is applied, a weak pullup is connected to the IADJ pin and, after approximately 100 µs, the voltage on the pin is checked against a threshold of about 0.8 V. With the IADJ pin open, the voltage floats above this threshold, and the current limit is set to the default value of 7.1 A (typ). With a resistor present, an internal reference holds the pin voltage at 0.8 V; thus, the resulting current sets the current limit. The accuracy of the adjusted current limit will be slightly worse than that of the default value; +35% / -25% is to be expected. Resistor values should not exceed the limits shown in X 7-3.



图 7-3. Current Limit vs IADJ Resistor

#### 7.4.5 Thermal Protection

Internal thermal shutdown circuitry protects the LM22679 device, should the maximum junction temperature be exceeded. This protection is activated at about 150°C, with the result that the regulator will shut down until the temperature drops below about 135°C.

#### 7.4.6 Duty-Cycle Limits

Ideally the regulator would control the duty cycle over the full range of zero to one. However due to inherent delays in the circuitry, there are limits on both the maximum and minimum duty cycles that can be reliably controlled. This in turn places limits on the maximum and minimum input and output voltages that can be converted by the LM22679. A minimum on-time is imposed by the regulator in order to correctly measure the switch current during a current limit event. A minimum off-time is imposed in order the re-charge the bootstrap capacitor.  $5\pi$  Rt 7 can be used to determine the approximate maximum input voltage for a given output voltage.

$$V_{in}|_{max} \approx \frac{V_{out} + 0.4}{T_{on} \cdot F_{sw} \cdot 1.8}$$

where

- $F_{sw}$  is the switching frequency
- T<sub>ON</sub> is the minimum on-time

Both parameters are found in # 6.6.

Nominal values should be used. The worst case is lowest output voltage. If this input voltage is exceeded, the regulator will skip cycles, effectively lowering the switching frequency. The consequences of this are higher output voltage ripple and a degradation of the output voltage accuracy.



(8)

The second limitation is the maximum duty cycle before the output voltage will "dropout" of regulation. 方程式 8 can be used to approximate the minimum input voltage before dropout occurs:

where

$$V_{in}\big|_{min} \approx \frac{V_{out} + 0.4 + I_{out} \cdot R_L}{1 - T_{off} \cdot F_{sw} \cdot 1.8} + I_{out} \cdot R_{dsor}$$

• The values of  $T_{OFF}$  and  $R_{DS(ON)}$  are found in # 6.6.

The worst case here is largest load. In this equation,  $R_L$  is the dc inductor resistance. Of course, the lowest input voltage to the regulator must not be less than 4.5 V (typ).



#### 8 Application and Implementation

备注

以下应用部分的信息不属于 TI 组件规范, TI 不担保其准确性和完整性。客户应负责确定 TI 组件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

#### 8.1 Application Information

The LM22679 device is a step down dc-to-dc regulator. It is typically used to convert a higher dc voltage to a lower dc voltage with a maximum output current of 5 A. The following design procedure can be used to select components for the LM22679. Alternately, the WEBENCH software may be used to generate complete designs.

When generating a design, the WEBENCH software utilizes iterative design procedure and accesses comprehensive databases of components. Go to WEBENCH Designer for more details. This section presents a simplified discussion of the design process.

#### 8.1.1 Output Voltage Divider Selection

For output voltages between about 1.285 V and 5 V, the -ADJ option should be used, with an appropriate voltage divider as shown in 图 8-1. 方程式 9 can be used to calculate the resistor values of this divider.

$$\mathbf{R}_{\mathsf{FBT}} = \left[\frac{\mathsf{V}_{\mathsf{out}}}{1.285} - 1\right] \cdot \mathbf{R}_{\mathsf{FBB}}$$
(9)

A good value for  $R_{FBB}$  is 1 k $\Omega$ . This will help to provide some of the minimum load current requirement and reduce susceptibility to noise pick-up. The top of  $R_{FBT}$  should be connected directly to the output capacitor or to the load for remote sensing. If the divider is connected to the load, a local high-frequency bypass should be provided at that location.

For output voltages of 5 V, the -5.0 option should be used. In this case no external divider is needed and the FB pin is connected to the output. The approximate values of the internal voltage divider are as follows: 7.38 k $\Omega$  from the FB pin to the input of the error amplifier and 2.55 k $\Omega$  from there to ground.

Both the -ADJ and -5.0 options can be used for output voltages greater than 5 V, by using the correct output divider. As mentioned in # 7.3.4, the -5.0 option is optimized for output voltages of 5V. However, for output voltages greater than 5 V, this option may provide better loop bandwidth than the -ADJ option, in some applications. If the -5.0 option is to be used at output voltages greater than 5 V, % Rt 10 should be used to determine the resistor values in the output divider:

$$R_{FBT} = \frac{R_{FBB} \cdot (V_{out} - 5)}{5 + R_{FBB} \cdot 5 \times 10^{-4}}$$

A value of  $R_{FBB}$  of about 1 k $\Omega$  is a good first choice.

FB R<sub>FBB</sub>

Vout

图 8-1. Resistive Feedback Divider

(10)



A maximum value of 10 k $\Omega$  is recommended for the sum of R<sub>FBB</sub> and R<sub>FBT</sub> to maintain good output voltage accuracy for the -ADJ option. A maximum of 2 k $\Omega$  is recommended for the -5.0 option. For the -5.0 option, the total internal divider resistance is typically 9.93 k $\Omega$ .

In all cases, the output voltage divider should be placed as close as possible to the FB pin of the LM22679, because this is a high impedance input and is susceptible to noise pick-up.

#### 8.1.2 Power Diode

A Schottky-type power diode is required for all LM22679 applications. Ultra-fast diodes are not recommended and may result in damage to the IC due to reverse recovery current transients. The near ideal reverse recovery characteristics and low forward voltage drop of Schottky diodes are particularly important for high input voltage and low output voltage applications common to the LM22679 device. The reverse breakdown rating of the diode should be selected for the maximum  $V_{IN}$ , plus some safety margin. A good rule of thumb is to select a diode with a reverse voltage rating of 1.3 times the maximum input voltage.

Select a diode with an average current rating at least equal to the maximum load current that will be seen in the application.

#### 8.2 Typical Application

#### 8.2.1 Typical Buck Regulator Application

图 8-2 shows an example of converting an input voltage range of 5.5 V to 42 V, to an output of 3.3 V at 5 A.



图 8-2. Typical Buck Regulator Application

#### 8.2.1.1 Design Requirements

DESIGN PARAMETERS	EXAMPLE VALUE
Driver Supply Voltage (VIN)	5.5 to 42 V
Output Voltage (VOUT)	3.3 V
R <sub>FBT</sub>	Calculated based on $R_{FBB}$ and $V_{REF}$ of 1.285 V.
R <sub>FBB</sub>	1 k Ω to 10 k Ω
I <sub>OUT</sub>	5 A

#### 8.2.1.2 Detailed Design Procedure

#### 8.2.1.2.1 External Components

The following guidelines should be used when designing a step-down (buck) converter with the LM22679.

#### 8.2.1.2.2 Inductor

The inductor value is determined based on the load current, ripple current, and the minimum and maximum input voltages. To keep the application in continuous conduction mode (CCM), the maximum ripple current, I<sub>RIPPLE</sub>, should be less than twice the minimum load current.

The general rule of keeping the inductor current peak-to-peak ripple around 30% of the nominal output current is a good compromise between excessive output voltage ripple and excessive component size and cost. Using this value of ripple current, the value of inductor, L, is calculated using 5  $\pm$  11.

 $L = \frac{(V_{in} - V_{out}) \cdot V_{out}}{0.3 \cdot I_{out} \cdot F_{sw} \cdot V_{in}}$ 

then be used in the circuit.

 $\Delta I = \frac{(V_{in} - V_{out}) \cdot V_{out}}{L \cdot F_{sw} \cdot V_{in}}$ 

F<sub>sw</sub> is the switching frequency

where

The capacitor must be rated for at least this level of RMS current at the switching frequer

Once the inductor is selected, the actual ripple current can be found from 方程式 12.

Vin should be taken at its maximum value, for the given application

The inductor must be rated for the peak current, I<sub>PK</sub>, in a given application, to prevent saturation. During normal loading conditions, the peak current is equal to the load current plus 1/2 of the inductor ripple current.

Increasing the inductance will generally slow down the transient response but reduce the output voltage ripple. Reducing the inductance will generally improve the transient response but increase the output voltage ripple.

The formula in 方程式 11 provides a guide to select the value of the inductor L; the nearest standard value will

During an overload condition, as well as during certain load transients, the controller may trip current limit. In this case the peak inductor current is given by  $I_{Cl}$ , found in # 6.6. Good design practice requires that the inductor rating be adequate for this overload condition.

If the inductor is not rated for the maximum expected current, it can saturate resulting in damage to the LM22679, the power diode, or both. This consideration highlights the value of the current limit adjust feature of the LM22679.

备注

#### 8.2.1.2.3 Input Capacitor

The input capacitor selection is based on both input voltage ripple and RMS current. Good quality input capacitors are necessary to limit the ripple voltage at the VIN pin while supplying most of the regulator current during switch on-time. Low-ESR ceramic capacitors are preferred. Larger values of input capacitance are desirable to reduce voltage ripple and noise on the input supply. This noise may find its way into other circuitry, sharing the same input supply, unless adequate bypassing is provided. A very approximate formula for determining the input voltage ripple is shown in 方程式 13.

$$V_{ri} \approx \frac{I_{out}}{4 \cdot F_{sw} \cdot C_{in}}$$

where

16

• V<sub>ri</sub> is the peak-to-peak ripple voltage at the switching frequency

Another concern is the RMS current passing through this capacitor. 方程式 14 determines an approximation to this current.

$$I_{\rm rms} \approx \frac{I_{\rm out}}{2}$$
 (14)

(12)

Copyright © 2022 Texas Instruments Incorporated

1)

(13)



All ceramic capacitors have large voltage coefficients, in addition to normal tolerances and temperature coefficients. To help mitigate these effects, multiple capacitors can be used in parallel to bring the minimum capacitance up to the desired value. This may also help with RMS current constraints by sharing the current among several capacitors. Many times it is desirable to use an electrolytic capacitor on the input, in parallel with the ceramics. The moderate ESR of this capacitor can help to damp any ringing on the input supply caused by long power leads. This method can also help to reduce voltage spikes that can exceed the maximum input voltage rating of the LM22679.

It is good practice to include a high frequency bypass capacitor as close as possible to the LM22679. This small case size, low ESR, ceramic capacitor should be connected directly to the VIN and GND pins with the shortest possible PCB traces. Values in the range of 0.47  $\mu$ F to 1  $\mu$ F are appropriate. This capacitor helps to provide a low impedance supply to sensitive internal circuitry. It also helps to suppress any fast noise spikes on the input supply that can lead to increased EMI.

#### 8.2.1.2.4 Output Capacitor

The output capacitor is responsible for filtering the output voltage and supplying load current during transients. Capacitor selection depends on application conditions as well as ripple and transient requirements. Best performance is achieved with a parallel combination of ceramic capacitors and a low ESR SP™ or POSCAP™ types. Very low ESR capacitors such as ceramics reduce the output ripple and noise spikes, while higher value electrolytics or polymers provide large bulk capacitance to supply transients. Assuming very low ESR, 方程式 15 gives an approximation to the output voltage ripple:

$$V_{\rm ro} \approx \frac{(V_{\rm in} - V_{\rm out}) \cdot V_{\rm out}}{8 \cdot V_{\rm in}} \cdot \frac{1}{F_{\rm sw}^2 \cdot L \cdot C_{\rm out}}$$
(15)

Typically, a total value of 100 µF or greater is recommended for output capacitance.

In applications with V<sub>out</sub> less than 3.3 V, it is critical that low ESR output capacitors are selected. This will limit potential output voltage overshoots as the input voltage falls below the device normal operating range.

#### 8.2.1.2.5 Bootstrap Capacitor

The bootstrap capacitor between the BOOT pin and the SW pin supplies the gate current to turn on the Nchannel MOSFET. The recommended value of this capacitor is 10 nF and should be a good quality, low-ESR ceramic capacitor. In some cases, it can be desirable to slow down the turn-on of the internal power MOSFET to reduce EMI. This can be done by placing a small resistor in series with the  $C_{boot}$  capacitor. Resistors in the range of 10  $\Omega$  to 50  $\Omega$  can be used. This technique should only be used when absolutely necessary, because it will increase switching losses and thereby reduce efficiency.



#### 8.2.1.3 Application Curve



图 8-3. Efficiency vs  $I_{OUT}$  and  $V_{IN}$  ( $V_{OUT}$  = 3.3 V)



### 9 Power Supply Recommendations

The LM22679 device is designed to operate from an input voltage supply range between 4.5 V and 42 V. This input supply should be well regulated and able to withstand maximum input current and maintain a stable voltage. The resistance of the input supply rail should be low enough that an input current transient does not cause a high enough drop at the LM22679 supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is located more than a few inches from the LM22679 additional bulk capacitance may be required in addition to the ceramic bypass capacitors. The amount of bulk capacitance is not critical, but a 47-µF or 100-µF electrolytic capacitor is a typical choice.



### 10 Layout 10.1 Layout Guidelines

Board layout is critical for the proper operation of switching power supplies. First, the ground plane area must be sufficient for thermal dissipation purposes. Second, appropriate guidelines must be followed to reduce the effects of switching noise. Switch mode converters are very fast switching devices. In such cases, the rapid increase of input current combined with the parasitic trace inductance generates unwanted L di/dt noise spikes. The magnitude of this noise tends to increase as the output current increases. This noise may turn into electromagnetic interference (EMI) and can also cause problems in device performance. Therefore, care must be taken in layout to minimize the effect of this switching noise.

The most important layout rule is to keep the ac current loops as small as possible. 🖄 10-1 shows the current flow in a buck converter. The top schematic shows a dotted line which represents the current flow during the FET switch on-state. The middle schematic shows the current flow during the FET switch off-state.

The bottom schematic shows the currents referred to as ac currents. These ac currents are the most critical because they are changing in a very short time period. The dotted lines of the bottom schematic are the traces to keep as short and wide as possible. This will also yield a small loop area reducing the loop inductance. To avoid functional problems due to layout, review the PCB layout example. Best results are achieved if the placement of the LM22679, the bypass capacitor, the Schottky diode, R<sub>FBB</sub>, R<sub>FBT</sub>, and the inductor are placed as shown in [ $\leq$  10-2. In the layout shown, R1 = R<sub>FBB</sub> and R2 = R<sub>FBT</sub>. It is also recommended to use 2 oz copper boards or heavier to help thermal dissipation and to reduce the parasitic inductances of board traces. See *AN-1229 SIMPLE SWITCHER* (**B** *PCB Layout Guidelines* (SNVA054) for more information.



图 10-1. Current Flow in a Buck Application



### 10.2 Layout Example



图 10-2. LM22679 Layout Example



#### **10.3 Thermal Considerations**

The components with the highest power dissipation are the power diode and the power MOSFET internal to the LM22679 regulator. The easiest method to determine the power dissipation within the LM22679 is to measure the total conversion losses then subtract the power losses in the diode and inductor. The total conversion loss is the difference between the input power and the output power. An approximation for the power diode loss is shown in 方程式 16.

$$\mathbf{P}_{\mathrm{D}} = \mathbf{I}_{\mathrm{out}} \cdot \mathbf{V}_{\mathrm{D}} \cdot \left[ 1 - \frac{\mathbf{V}_{\mathrm{out}}}{\mathbf{V}_{\mathrm{in}}} \right]$$
(16)

where

• V<sub>D</sub> is the diode voltage drop

An approximation for the inductor power is shown in 方程式 17.

$$\mathsf{P}_{\mathsf{L}} = \mathsf{I}_{\mathsf{out}}^2 \cdot \mathsf{R}_{\mathsf{L}} \cdot 1.1 \tag{17}$$

where

- R<sub>L</sub> is the dc resistance of the inductor
- The 1.1 factor is an approximation for the ac losses

The regulator has an exposed thermal pad to aid power dissipation. Adding multiple vias under the device to the ground plane will greatly reduce the regulator junction temperature. Selecting a diode with an exposed pad will also aid the power dissipation of the diode. The most significant variables that affect the power dissipation of the regulator are output current, input voltage and operating frequency. The power dissipated while operating near the maximum output current and maximum input voltage can be appreciable. The junction-to-ambient thermal resistance of the LM22679 will vary with the application. The most significant variables are the area of copper in the PC board, the number of vias under the IC exposed pad and the amount of forced air cooling provided. A large continuos ground plane on the top or bottom PCB layer will provide the most effective heat dissipation. The integrity of the solder connection from the IC exposed pad to the PC board is critical. Excessive voids will greatly diminish the thermal dissipation capacity. The junction-to-ambient thermal resistance of the LM22679 PFM package is specified in # 6.6. See AN-2020 Thermal Design By Insight, Not Hindsight (SNVA419) for more information.



### 11 Device and Documentation Support

#### **11.1 Documentation Support**

#### 11.1.1 Related Documentation

- AN-2020 Thermal Design By Insight, Not Hindsight (SNVA419)
- AN-1229 SIMPLE SWITCHER ® PCB Layout Guidelines (SNVA054)
- AN-1891 LM22679 Evaluation Board (SNVA365)
- AN-1889 How to Measure the Loop Transfer Function of Power Supplies (SNVA364)

#### 11.2 支持资源

TI E2E<sup>™</sup> 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 11.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 11.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. WEBENCH<sup>®</sup> and SIMPLE SWITCHER<sup>®</sup> are registered trademarks of Texas Instruments. 所有商标均为其各自所有者的财产。

#### 11.5 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

#### 11.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		QLY	(2)	Dali Inaterial	(3)		(4/5)	
							(6)				
LM22679QTJ-5.0/NOPB	ACTIVE	TO-263	NDR	7	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM22679 QTJ-5.0	Samples
LM22679QTJ-ADJ/NOPB	ACTIVE	TO-263	NDR	7	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM22679 QTJ-ADJ	Samples
LM22679QTJE-5.0/NOPB	ACTIVE	TO-263	NDR	7	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM22679 QTJ-5.0	Samples
LM22679QTJE-ADJ/NOPB	ACTIVE	TO-263	NDR	7	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM22679 QTJ-ADJ	Samples
LM22679TJ-5.0/NOPB	ACTIVE	TO-263	NDR	7	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM22679 TJ-5.0	Samples
LM22679TJ-ADJ/NOPB	ACTIVE	TO-263	NDR	7	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM22679 TJ-ADJ	Samples
LM22679TJE-5.0/NOPB	ACTIVE	TO-263	NDR	7	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM22679 TJ-5.0	Samples
LM22679TJE-ADJ/NOPB	ACTIVE	TO-263	NDR	7	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM22679 TJ-ADJ	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

# PACKAGE OPTION ADDENDUM

10-Dec-2020

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM22679QTJ-5.0/NOPB	TO-263	NDR	7	1000	330.0	24.4	10.6	15.4	2.45	12.0	24.0	Q2
LM22679QTJ-ADJ/NOPB	TO-263	NDR	7	1000	330.0	24.4	10.6	15.4	2.45	12.0	24.0	Q2
LM22679QTJE-5.0/NOPB	TO-263	NDR	7	250	178.0	24.4	10.6	15.4	2.45	12.0	24.0	Q2
LM22679QTJE-ADJ/NOP B	TO-263	NDR	7	250	178.0	24.4	10.6	15.4	2.45	12.0	24.0	Q2
LM22679TJ-5.0/NOPB	TO-263	NDR	7	1000	330.0	24.4	10.6	15.4	2.45	12.0	24.0	Q2
LM22679TJ-ADJ/NOPB	TO-263	NDR	7	1000	330.0	24.4	10.6	15.4	2.45	12.0	24.0	Q2
LM22679TJE-5.0/NOPB	TO-263	NDR	7	250	178.0	24.4	10.6	15.4	2.45	12.0	24.0	Q2
LM22679TJE-ADJ/NOPB	TO-263	NDR	7	250	178.0	24.4	10.6	15.4	2.45	12.0	24.0	Q2

Texas Instruments

www.ti.com

# PACKAGE MATERIALS INFORMATION

16-Sep-2020



*All dimensions are nominal								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
LM22679QTJ-5.0/NOPB	TO-263	NDR	7	1000	367.0	367.0	35.0	
LM22679QTJ-ADJ/NOPB	TO-263	NDR	7	1000	367.0	367.0	35.0	
LM22679QTJE-5.0/NOPB	TO-263	NDR	7	250	210.0	185.0	35.0	
LM22679QTJE-ADJ/NOPB	TO-263	NDR	7	250	210.0	185.0	35.0	
LM22679TJ-5.0/NOPB	TO-263	NDR	7	1000	367.0	367.0	35.0	
LM22679TJ-ADJ/NOPB	TO-263	NDR	7	1000	367.0	367.0	35.0	
LM22679TJE-5.0/NOPB	TO-263	NDR	7	250	210.0	185.0	35.0	
LM22679TJE-ADJ/NOPB	TO-263	NDR	7	250	210.0	185.0	35.0	

# **NDR0007A**



# **PACKAGE OUTLINE**

### TO-263 - 2.25 mm max height

TO-263



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.
- Features may not exist and shape may vary per different assembly sites.
   Reference JEDEC registration TO-279B.
- 5. Under all conditions, leads must not be above Datum C



# NDR0007A

# **EXAMPLE BOARD LAYOUT**

### TO-263 - 2.25 mm max height

TO-263



6. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002(www.ti.com/lit/slm002) and SLMA004 (www.ti.com/lit/slma004).

7. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



# **NDR0007A**

# **EXAMPLE STENCIL DESIGN**

### TO-263 - 2.25 mm max height

TO-263



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.9. Board assembly site may have different recommendations for stencil design.



#### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司