## LM3495 Emulated Peak Current Mode Buck Controller for Low Output Voltage

Check for Samples: LM3495

## FEATURES

- Input Voltage from 2.9V to 18 V
- Output Voltage Adjustable from 0.6V to 5.5V
- Feedback Accuracy: $\pm 1 \%$
- Low-Side Sensing, Programmable Current Limit without Sense Resistor
- Input Under Voltage Lockout
- Hiccup Mode Current Limit Protection Eliminates Thermal Runaway During Fault Conditions
- Internal Soft Start with Tracking Capability
- 200 kHz to 1.5 MHz Switching Frequency, Synchronizable
- On-Chip Gate Drivers
- Soft Output Discharge During Shutdown
- Startup into Output Pre-Bias
- Operation from a Single Input Rail
- Adaptive Duty Cycle Limit
- TSSOP-16 Package


## DESCRIPTION

The LM3495 is a PWM buck regulator which implements a unique emulated peak current mode control. This control method eliminates the switching noise which typically limits current mode operation at extremely short duty cycles and high operating frequency. The switching frequency is programmable between 200 kHz and 1.5 MHz , and can also be synchronized to an external clock. The LM3495 is also very fault tolerant with both switch node short, hiccup mode, and adaptive duty cycle limit protection. A $0.6 \mathrm{~V} 1 \%$ reference and glitch free pre-biased startup ensure the most demanding digital loads operate reliably. Internal soft start and the ability to track the output of another supply make the LM3495 versatile and efficient.

## APPLICATIONS

- Wide Input Voltage Buck Converters with Low Voltage, High Accuracy Outputs
- Core Logic Regulators
- High-Efficiency Buck Regulation


## Typical Application



[^0]
## Connection Diagram



Figure 1. 16-Lead Plastic TSSOP Package (Top View) See Package Number PW0016A $\theta_{\mathrm{JA}}=155^{\circ} \mathrm{C} / \mathrm{W}$

## PIN DESCRIPTIONS

BOOST (Pin 1): Supply rail for the high-side FET gate drive. The voltage should be at least one gate threshold above the regulator input voltage to properly turn on the high-side FET.

HG (Pin 2): Gate drive for the high-side N-channel FET. This signal is interlocked with LG to avoid shoot-through.
SW/CSH (Pin 3): Return path for the high-side FET driver and top Kelvin sense point for the load current. Connect this pin as close as possible to the drain of the low-side FET with a separate trace. Also used along with CSL for zero crossing detection.

CSL (Pin 4): Bottom sense point for the load current. Connect this as close as possible to the source of the low-side FET with a separate trace.

ILIM (Pin 5): Current limit threshold setting. This pin sources a fixed $20 \mu \mathrm{~A}$ current. A resistor of appropriate value should be connected between this pin and the drain of the low-side FET.

FPWM (Pin 6): Control mode select. An open circuit at this pin allows the IC to operate in skip mode at light loads. A logic low or connection to ground forces PWM operation at all times. This pin should not be pulled up to any voltage above 3.0 V .

SNS (Pin 7): Output voltage sense pin. Connect this pin as close as possible to the positive terminal of the output capacitor with a separate trace. This pin connects to an internal FET that discharges the output capacitor during shutdown.

FREQ/SYNC (Pin 8): Switching frequency select pin and input for external clock. Connect a resistor from this pin to ground to determine switching frequency. Alternatively, a logic level clock signal between 200 kHz and 1.5 MHz can be applied to this pin through a 100 pF DC blocking capacitor to set the switching frequency.
TRACK (Pin 9): Tracking pin. To force the output of the LM3495 to track another power supply, connect a resistor divider (smaller than 10 $\mathrm{k} \Omega$ for better precision) from the output of the other supply directly to this pin. When not used, this pin should be connected directly to the VLIN5 pin.

FB (Pin 10): Feedback pin. Connecting a resistor divider from the output voltage to this pin sets the DC level of the output voltage.
COMP/ $\overline{\mathbf{S D}}$ (Pin 11): Output of the error amplifier. The voltage level on this pin is compared with an internally generated ramp signal to determine the duty cycle. This pin is necessary for compensating the control loop. This pin must be left floating for the converter to regulate the output voltage in steady state. Forcing this pin below 0.3 V shuts down the regulator.

SGND (Pin 12): Signal ground. Ground connection for the low power analog circuitry. Connect this pin to the PGND pin with a separate trace.

VIN (Pin 13): Input voltage. Input to an internal 4.7V linear regulator. Bypass this pin with a minimum $1 \mu \mathrm{~F}$ ceramic capacitor.
VLIN5 (Pin 14): Output of the internal 4.7V linear regulator. Provides power to the high-side bootstrap and low-side driver. Bypass this pin with a $2.2 \mu \mathrm{~F}$ ceramic capacitor to PGND.
LG (Pin 15): Gate drive for the low-side N-channel FET. This signal is interlocked with HG to avoid shoot-through.
PGND (Pin 16): Ground connection for the power circuitry. Connect to the source of the low-side FET and the output capacitor with heavy traces or a copper plane.

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## Absolute Maximum Ratings ${ }^{(1)(2)}$

| VIN, ILIM | -0.3 V to 20 V |  |
| :--- | ---: | ---: |
| SW/CSH ${ }^{(3)}$ | -0.5 V to 20 V |  |
| BOOST, HG | -0.3 V to 25 V |  |
| BOOST to SW | -0.3 V to 6 V |  |
| FB | -0.3 V to 2 V |  |
| TRACK, FREQ, FPWM, VLIN5, SNS, LG, CSL | -0.3 V to 6 V |  |
| Storage Temperature | Lead Temperature (soldering, 10 sec$)$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Soldering Information | Infrared or Convection $(15 \mathrm{sec})$ | $260^{\circ} \mathrm{C}$ |
| ESD Rating ${ }^{(4)}$ | $235^{\circ} \mathrm{C}$ |  |

(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For ensured specifications and test conditions, see the Electrical Characteristics.
(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
(3) An extended negative voltage limit of -2 V applies for a duration of 20 ns per switching cycle
(4) The human body model is a 100 pF capacitor discharged through a $1.5 \mathrm{k} \Omega$ resistor into each pin.

## Operating Ratings ${ }^{(1)}$

| Supply Voltage Range $\left(\mathrm{V}_{\mathrm{IN}}\right)$ | 2.9 V to 18 V |
| :--- | ---: |
| BOOST to SW | 2.5 V to 5.5 V |
| Junction Temperature | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For ensured specifications and test conditions, see the Electrical Characteristics.

## Electrical Characteristics

Specifications with standard type are for $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$ only; limits in boldface type apply over the full Operating Junction Temperature $\left(T_{j}\right)$ range. Minimum and Maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_{J}=25^{\circ} \mathrm{C}$, and are provided for reference purposes only. Unless otherwise indicated, $\mathrm{V}_{\mathbb{I}}=12 \mathrm{~V}$.

| Symbol | Parameter | Conditions | Min | Typ ${ }^{(1)}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYSTEM PARAMETERS |  |  |  |  |  |  |
| $V_{\text {FB }}$ | FB Pin Voltage | $-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | 0.594 | 0.6 | 0.606 | V |
|  |  | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | 0.591 | 0.6 | 0.609 |  |
| $\Delta \mathrm{V}_{\mathrm{FB}} / \mathrm{V}_{\mathrm{FB}}$ | Line Regulation | 2.9 V < VIN < 18V, COMP/ $\overline{\mathrm{SD}}=1.5 \mathrm{~V}$ |  | 0.1 |  | \% |
|  | Load Regulation | $1.1 \mathrm{~V}<\mathrm{COMP} / \overline{\mathrm{SD}}<1.8 \mathrm{~V}$ |  | 0.1 |  | \% |
| $\mathrm{V}_{\mathrm{ON}}$ | UVLO Thresholds | VIN Rising | 2.55 | 2.6 | 2.7 | V |
|  |  | VIN Falling | 2.26 | 2.3 | 2.45 |  |
| $\mathrm{I}_{\mathrm{Q}}$ | Operating VIN Current | COMP/ $\overline{\mathrm{SD}}>0.3 \mathrm{~V}$, Not switching |  | 1.8 |  | mA |
|  | Quiescent Current | COMP/ $\overline{\mathrm{SD}}<0.3 \mathrm{~V}$, Shutdown, VIN $=18 \mathrm{~V}$ |  | 33 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {ILIM }}$ | ILIM Pin Source Current |  | 18 | 20 | 22 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {ILIM-MAX }}$ | Maximum Current Limit Sense Voltage |  |  | 200 |  | mV |
| $\mathrm{I}_{\text {SD }}$ | COMP/ $\overline{\text { SD }}$ Pin Pull-up current | COMP/ $\overline{\text { SD }}=0 \mathrm{~V}$ |  | 2 | 2.6 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {HICCUP }}$ | COMP/ $\overline{\text { D }}$ Pin Hiccup Threshold |  |  | 2 |  | V |
| $t_{\text {deLA }}$ | Hiccup Delay |  |  | 16 |  | Cycles |
| $\mathrm{t}_{\mathrm{COOL}}$ | Cool Down Time Until Restart |  |  | 4096 |  | Cycles |
| $\mathrm{t}_{\text {ss }}$ | Internal Soft start Time |  |  | 400 |  | Cycles |
| $\mathrm{V}_{\text {OVP }}$ | Over Voltage Protection Threshold | As a \% of nominal output voltage | 116 | 125 | 132 | \% |
| 1 IFPWM | $\overline{\text { FPWM Pin Pull-up Current }}$ | $\overline{\text { FPWM }}=0 \mathrm{~V}$ |  | 4.5 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {FPWM-LO }}$ | FPWM Operation Threshold | FPWM Voltage Falling |  | 0.9 |  | V |
| $\mathrm{R}_{\text {SNS }}$ | SNS Pin Input Resistance | SNS $=1.5 \mathrm{~V}, \mathrm{COMP} / \overline{\mathrm{SD}}>0.3 \mathrm{~V}$ |  | 30 |  | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {DIS }}$ | SNS Pin Discharge FET R ${ }_{\text {DSON }}$ | $\mathrm{SNS}=1.5 \mathrm{~V}, \mathrm{COMP} / \overline{\mathrm{SD}}=0 \mathrm{~V}$ | 350 | 440 | 530 | $\Omega$ |

GATE DRIVE

| $\mathrm{I}_{\text {BOOST }}$ | BOOST Pin Leakage Current | BOOST - SW = 5.5V |  | 25 |  | nA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{DS} 1}$ | High-Side FET Driver Pull-up ON resistance | BOOST - SW = 4.5V |  | 4.5 |  | $\Omega$ |
| $\mathrm{R}_{\mathrm{DS} 2}$ | High-Side FET Driver Pull-down ON resistance | BOOST - SW = 4.5V |  | 0.9 |  | $\Omega$ |
| $\mathrm{R}_{\mathrm{DS} 3}$ | Low-Side FET Driver Pull-up ON resistance | VLIN5 $=5.5 \mathrm{~V}$ |  | 1.4 |  | $\Omega$ |
| $\mathrm{R}_{\text {DS4 }}$ | Low-Side FET Driver Pull-down ON resistance | VLIN5 $=5.5 \mathrm{~V}$ |  | 0.7 |  | $\Omega$ |
| OSCILLATOR |  |  |  |  |  |  |
| $\mathrm{f}_{\text {sw }}$ | PWM Frequency | $\mathrm{R}_{\text {ADJ }}=150 \mathrm{k} \Omega$ |  | 200 |  | kHz |
|  |  | $\mathrm{R}_{\text {ADJ }}=54.9 \mathrm{k} \Omega$ | 450 | 500 | 550 |  |
|  |  | $\mathrm{R}_{\text {ADJ }}=17.8 \mathrm{k} \Omega$ |  | 1500 |  |  |
| $\mathrm{V}_{\text {SYNC-HI }}$ | Threshold for SYNC on FREQ Pin | SYNC Voltage Rising |  | 1.2 |  | V |
| $\mathrm{V}_{\text {SYNC-LO }}$ | Threshold for SYNC on FREQ Pin | SYNC Voltage Falling |  | 0.3 |  | V |
| $\mathrm{t}_{\text {ON-SKIP }}$ | On Time During Skip Mode | $\mathrm{V}_{\mathrm{O}}=1.5 \mathrm{~V}, \mathrm{f}_{\text {SW }}=500 \mathrm{kHz}$ |  | 125 |  | ns |
| ton-max | Adaptive Maximum On-time Limit | $\mathrm{V}_{\mathrm{O}}=1.5 \mathrm{~V}, \mathrm{f}_{\text {SW }}=500 \mathrm{kHz}$ |  | 750 |  | ns |
| toff-min | Minimum Off-time |  |  | 300 |  | ns |
| ERROR AMP |  |  |  |  |  |  |
| $\mathrm{g}_{\mathrm{M}}$ | Transconductance |  |  | 750 |  | $\mu \mathrm{mho}$ |
| BW-3dB | Open Loop Bandwidth | COMP/ $\overline{\text { SD }}$ Floating |  | 5 |  | MHz |
| $\mathrm{I}_{\text {FB }}$ | FB Pin Bias Current | $\mathrm{V}_{\mathrm{FB}}=0.6 \mathrm{~V}$ |  | 1 |  | nA |

(1) Typical specifications represent the most likely parametric norm at $25^{\circ} \mathrm{C}$ operation.

## Electrical Characteristics (continued)

Specifications with standard type are for $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$ only; limits in boldface type apply over the full Operating Junction Temperature $\left(T_{j}\right)$ range. Minimum and Maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_{J}=25^{\circ} \mathrm{C}$, and are provided for reference purposes only. Unless otherwise indicated, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$.

| Symbol | Parameter | Conditions | Min | Typ ${ }^{(1)}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ISOURCE | COMP/ $\overline{\text { SD }}$ Pin Source Current | $\mathrm{V}_{\mathrm{FB}}=0.5 \mathrm{~V}, \mathrm{COMP} / \overline{\mathrm{SD}}=1.5 \mathrm{~V}$ |  | 40 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SINK }}$ | COMP/SD Pin Sink Current | $\mathrm{V}_{\mathrm{FB}}=0.7 \mathrm{~V}, \mathrm{COMP} / \overline{\mathrm{SD}}=1.5 \mathrm{~V}$ |  | 40 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {COMP-HI }}$ | COMP/ $\overline{\text { SD }}$ Pin Voltage High Clamp | $\mathrm{V}_{\mathrm{FB}}=0.5 \mathrm{~V}$ |  | 2 |  | V |
| $\mathrm{V}_{\text {COMP-LO }}$ | COMP/ $\overline{\text { SD }}$ Pin Voltage Low Clamp | $\mathrm{V}_{\mathrm{FB}}=0.7 \mathrm{~V}$ |  | 0.9 |  | V |
| TRACKING |  |  |  |  |  |  |
| $\mathrm{V}_{\text {TEND }}$ | Track End Threshold |  |  | 0.6 |  | V |
| $\mathrm{V}_{\text {TRACK-OS }}$ | Track to FB Offset | TRACK $=0.55 \mathrm{~V}$ |  | 15 |  | mV |
| INTERNAL VOLTAGE REGULATOR |  |  |  |  |  |  |
| $\mathrm{V}_{\text {VLIN5 }}$ | Voltage at VLIN5 Pin ${ }^{(2)}$ | $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{VLIN} 5$ Current $=25 \mathrm{~mA}$ |  | 4.72 |  | V |
|  |  | $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$, VLIN5 Current $=25 \mathrm{~mA}$ |  | 3.0 |  | V |
| LOGIC INPUTS AND OUTPUTS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {SD-HI }}$ | COMP/ $\overline{\text { SD Pin Logic High Trip Point }}$ | COMP/ $\overline{\text { SD }}$ Pin Voltage Rising |  | 0.3 | 0.4 | V |
| $\mathrm{V}_{\text {SD-LO }}$ | COMP/ $\overline{\text { DD }}$ Pin Logic Low Trip Point | COMP/ $\overline{\text { D }}$ Pin Voltage Falling | 0.2 | 0.26 |  | V |
| THERMAL CHARACTERISTICS |  |  |  |  |  |  |
| $\theta_{\text {JA }}$ | Junction-to-Ambient Thermal Resistance |  |  | 155 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\text {SD }}$ | Thermal Shutdown Threshold |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SD-HYS }}$ | Thermal Shutdown Hysteresis |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |

(2) VLIN5 provides self bias for the internal gate drive and control circuits. Device thermal limitations limit external loading.

## Typical Performance Characteristics

$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$ unless specified, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless specified.


Figure 2.


Figure 4.


Figure 6.


Figure 3.


Figure 5.


Figure 7.

Typical Performance Characteristics (continued)
$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$ unless specified, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless specified.


Figure 8.

$40 \mu \mathrm{~s} / \mathrm{Div}$
Figure 10.


Figure 12.


Figure 9.

$40 \mu \mathrm{~s} /$ Div
Figure 11.


Typical Performance Characteristics (continued)
$V_{I N}=12 \mathrm{~V}$ unless specified, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless specified.


Figure 14.


Figure 16.

$40 \mathrm{~ms} /$ Div
Figure 18.


Figure 15.

$40 \mathrm{~ms} /$ Div
Figure 19.

Typical Performance Characteristics (continued)
$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$ unless specified, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless specified.


Figure 20.


Figure 22.


Figure 24.


Figure 21.


Figure 23.


Figure 25.

## Typical Performance Characteristics (continued)

$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$ unless specified, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless specified.


Figure 26.

SKIP to FPWM Transition


Figure 28.


Figure 27.


Figure 29.

## Typical Application Circuit



## Block Diagram



## APPLICATIONS INFORMATION

## THEORY OF OPERATION

The LM3495 is an advanced, current mode PWM synchronous controller. Unlike traditional peak current mode controllers which sense the current while the high-side FET is on, the LM3495 senses current while the low-side FET is on. The LM3495 then emulates the peak current waveform and uses that information to regulate the output voltage. High-side ON pulses as low as 50 ns are possible to achieve low duty cycle operation. The LM3495 therefore enjoys both excellent line transient response and the ability to regulate low output voltages from high input voltages.

## START UP

The LM3495 will begin to operate when the COMP/ $\overline{\mathrm{SD}}$ pin is open-circuited and the voltage at the VIN pin has exceeded 2.6 V . Once these two conditions have been met an internal soft start begins and lasts for 400 switching cycles. When soft start is complete the converter enters steady state operation. Current limit is enabled during soft start to protect against a short circuit at the output.

## START UP INTO OUTPUT PRE-BIAS

If the output capacitor of the LM3495 regulator has been charged up to some pre-bias level before the converter is enabled, the soft start will ramp the output voltage from the pre-bias level up to the target output voltage without ever discharging the output capacitor. Note that the pre-bias voltage must not be greater than the target output voltage of the LM3495, otherwise the LM3495 will pull the pre-bias supply down during steady state operation. A zero-cross comparator prevents the current in the inductor from reversing during soft start and prevents discharge of the output capacitor through the low-side FET. In FPWM mode, once soft-start is complete the zero-cross threshold decreases over 16 cycles and then is disabled, allowing the converter to sink current at the output if needed.
The LM3495 contains an internal N-FET with an on-resistance of approximately $500 \Omega$ connected between the SNS and PGND pins. When the converter is disabled, this FET is turned on to discharge the output capacitor in a controlled fashion. If the LM3495 is used in a system with a pre-bias at the output the power supply providing the pre-bias must be able to supply enough current for the $500 \Omega$ load that the internal FET creates.

## TRACKING

The LM3495 can track the output of a master power supply during soft start by connecting a resistor divider to the TRACK pin (Figure 30). In this way, the output voltage slew rate of the LM3495 will be controlled by the master supply for loads that require precise sequencing. Because the output of the master supply is divided down, the output voltage of the LM3495 must be lower than the voltage of the master supply in order to track properly. When the tracking function is not being used, the TRACK pin should be connected directly to the VLIN5 pin.


Figure 30. Tracking Circuit

One way to use the tracking feature is to design the tracking resistor divider so that the master supply output voltage ( $\mathrm{V}_{\text {OUT1 }}$ ) and the LM3495 output voltage ( $\mathrm{V}_{\text {OUT2 }}$ ) both rise together and reach their target values at the same time. For this case, the equation governing the values of the tracking divider resistors $R_{T 1}$ and $R_{T 2}$ is:

$$
\begin{equation*}
0.65 \mathrm{~V}=\mathrm{V}_{\text {out } 1} \frac{\mathrm{R}_{\mathrm{T} 1}}{\mathrm{R}_{\mathrm{T} 1}+\mathrm{R}_{\mathrm{T} 2}} \tag{1}
\end{equation*}
$$

The above equation is set equal to 0.65 V in order to ensure that the final value of the track pin voltage exceeds the reference voltage of the LM3495, and this 50 mV offset will cause the LM3495 output voltage to reach regulation slightly before the master supply. A value of $10 \mathrm{k} \Omega 1 \%$ is recommended for $\mathrm{R}_{\mathrm{T} 2}$ as a good compromise between high precision and low quiescent current through the divider. If the master supply voltage $V_{\text {outi }}$ is 5 V , for example, then the value of $\mathrm{R}_{\mathrm{T} 1}$ needed to give the two supplies identical soft start times would be $1.5 \mathrm{k} \Omega 1 \%$. A timing diagram for this example, the equal soft start time case, is shown in Figure 31.


Figure 31. Tracking with Equal Soft Start Time
Alternatively, the tracking feature can be used to create equal slew rates between the output voltages of the LM3495 and the master supply. This method ensures that the output voltage of the LM3495 always reaches regulation before the output voltage of the master supply. In this case, the tracking resistors can be determined based on the following equation:

$$
\begin{equation*}
0.6 \mathrm{~V}=\mathrm{V}_{\text {out } 2} \frac{\mathrm{R}_{\mathrm{T} 1}}{\mathrm{R}_{\mathrm{T} 1}+\mathrm{R}_{\mathrm{T} 2}} \tag{2}
\end{equation*}
$$

Again, a value of $10 \mathrm{k} \Omega 1 \%$ is recommended for $R_{T 2}$. For the example case of $\mathrm{V}_{\text {OUT1 }}=5 \mathrm{~V}$ and $\mathrm{V}_{\text {OUT2 }}=1.8 \mathrm{~V}, \mathrm{R}_{\mathrm{T} 1}$ would be $5.62 \mathrm{k} \Omega 1 \%$. A timing diagram for this example, the case of equal slew rates, is shown in Figure 32.


Figure 32. Tracking with Equal Slew Rates

## FPWM MODE OPERATION

The LM3495 operates under forced PWM when the $\overline{\text { FPWM }}$ pin is connected to ground. While in FPWM operation, the LM3495 controls the output voltage by adjusting the duty cycle of the power FETs with trailing edge PWM. The output inductor and capacitor filter the square wave produced as the power FETs chop the input voltage, thereby creating a regulated output voltage. The DC level of the output voltage can be set anywhere from 0.6 V up to 5.5 V , and is determined by a pair of feedback resistors using the following equation:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{O}}=0.6 \mathrm{~V} \times \frac{\mathrm{R}_{\mathrm{FB} 1}+\mathrm{R}_{\mathrm{FB} 2}}{\mathrm{R}_{\mathrm{FB} 1}} \tag{3}
\end{equation*}
$$

In steady state FPWM mode, the inductor current can flow from the drain to the source of the low-side FET, keeping the converter in continuous conduction mode (CCM) at all times. CCM has the advantage of constant frequency and nearly constant duty cycle ( $\mathrm{D}=\mathrm{V}_{\mathrm{O}} / \mathrm{V}_{\text {IN }}$ ) over all load conditions, and it allows the converter to sink current at the output if needed.
The switching frequency of the internal oscillator is set by a resistor, $\mathrm{R}_{\text {FRQ }}$, connected from the FREQ/SYNC pin to ground. The proper resistor for a desired switching frequency, $\mathrm{f}_{\mathrm{Sw}}$, can be determined by using the following equation:

$$
\begin{equation*}
\mathrm{R}_{\mathrm{FRQ}}=\frac{25.26 \times 10^{3}}{\mathrm{f}_{\mathrm{SW}}-48.4} \mathrm{k} \Omega, \mathrm{f}_{\mathrm{SW}} \text { in } \mathrm{kHz} \tag{4}
\end{equation*}
$$

## SKIP MODE OPERATION

If the $\overline{\text { FPWM }}$ pin is left open-circuited, the LM3495 can enter into SKIP mode operation, delivering better efficiency at light loads. As long as the inductor current is positive (flowing from the switch node to the output node), SKIP mode is identical to FPWM mode. Once the inductor current becomes negative, however, an internal zero-cross comparator will disable the low-side FET. This 'diode-emulation' mode allows the converter to operate in discontinuous conduction mode (DCM). In DCM, the duty cycle decreases as the load current decreases. A minimum on-time comparator prevents the duty cycle during DCM from decreasing below $80 \%$ of the steady state duty cycle, D. The converter will allow one on-time pulse, causing the output voltage to rise and the $\mathrm{COMP} / \overline{\mathrm{SD}}$ voltage to droop. If $\mathrm{COMP} / \overline{\mathrm{SD}}$ drops below the skip cycle comparator threshold of 1.05 V , the control logic will disable the high-side FET for one cycle, effectively skipping a pulse. This skipping action continues until the COMP/ $\overline{\mathrm{SD}}$ voltage rises above the skip cycle threshold. Multiple pulses can be skipped depending on load, input voltage, and output voltage. Switching frequency is not fixed during SKIP Mode, but energy is saved because the high and low-side FETs are driven less frequently than in FPWM mode. In SKIP mode the regulator cannot sink current at the output.

## SKIP TO FPWM TRANSITION

The LM3495 employs circuitry to transition from SKIP mode to FPWM mode with minimal discontinuity in inductor current and output voltage. When the FPWM pin is grounded, the threshold of the zero-cross comparator decreases from 0 V to -9.9 mV over fifteen switching cycles. After fifteen cycles have elapsed, the zero-cross comparator is disabled entirely and the circuit switches to FPWM mode.
Note that "on-the-fly" changes from FPWM mode to SKIP mode are not recommended due to the possibility of discontinuity in the inductor current and/or output voltage.

## FREQUENCY SYNCHRONIZATION

The switching action of the LM3495 can be synchronized to external clocks or other fixed frequency signals in the range of 200 kHz to 1.5 MHz . The external clock should be applied through a 100 pF coupling capacitor, $\mathrm{C}_{\text {SYNC }}$, as shown in Figure 33. In order for the LM3495 to synchronize properly, the external clock should exceed 1.2 V on each rising edge and remain above 1.2 V for at least 100 ns .

The external clock should also fall below 0.3 V on each falling edge, and remain below 0.3 V for at least 100 ns . Circuits that use an external clock should still have a resistor, $\mathrm{R}_{\mathrm{FRO}}$, connected from the FREQ/SYNC pin to signal ground. $R_{F R Q}$ should be selected using the equation from FPWM MODE OPERATION to match the external clock frequency. This allows the regulator to continue operating at approximately the same switching frequency if the external clock fails and the coupling capacitor on the clock side is grounded or pulled to a logic high.

If the external clock fails low, timeout circuits will prevent the high-side FET from staying off for longer than 1.5 times the switching period (Switching period $\mathrm{T}_{\mathrm{sw}}=1 / \mathrm{f}_{\mathrm{sw}}$ ). At the end of this timeout period the regulator will begin to switch at the frequency set by $\mathrm{R}_{\mathrm{FRQ}}$.
If the external clock fails high, timeout circuits will again prevent the high-side FET from staying off longer than 1.5 times the switching period. After this timeout period, the internal oscillator takes over and switches at a fixed 1 MHz until the voltage on the FREQ/SYNC pin has decayed to approximately 0.6 V . This decay follows the time constant of $\mathrm{C}_{\mathrm{SYNC}}$ and $\mathrm{R}_{\mathrm{FRQ}}$, and once it is complete the regulator will switch at the frequency set by $\mathrm{R}_{\mathrm{FRQ}}$.
Care must be taken to prevent errant pulses from triggering the synchronization circuitry. In applications that will not synchronize to an external clock, $\mathrm{C}_{\text {SYNC }}$ should be connected from the FREQ/SYNC pin to signal ground as a noise filter. When a clock pulse is first detected, the LM3495 begins switching at the external clock frequency. Noise or a short burst of clock pulses can result in off times as long as $7.5 \mu \mathrm{~s}$ for the high-side FET if they occur while the internal synchronization circuits are adjusting.


Figure 33. Clock Synchronization Circuit

## MOSFET GATE DRIVE

The LM3495 has two gate drivers designed for driving N-channel MOSFETs in a synchronous mode. Power for the high-side driver is supplied through the BOOST pin. For the high-side gate drive to fully turn on the top FET, the BOOST pin voltage must be at least one threshold voltage, $\mathrm{V}_{\mathrm{GS}(\mathrm{th})}$, greater than $\mathrm{V}_{\mathbb{I N}}$. This voltage is supplied from a local charge pump structure which consists of a Schottky diode and $0.1 \mu \mathrm{~F}$ capacitor, shown in Figure 34.
Both the bootstrap and the low-side FET driver are fed from VLIN5, which is the output of a 4.7 V internal linear regulator. This regulator has a dropout voltage of approximately 1 V . If $\mathrm{V}_{\mathbb{N}}$ drops below 4 V , an internal switch shorts the VIN and VLIN5 pins together. The drive voltage for the top FET driver is therefore VLIN5- $\mathrm{V}_{\mathrm{D}}$, where $\mathrm{V}_{\mathrm{D}}$ is the drop across the Schottky diode D1. This information is needed to select the type of MOSFETs to be used.


Figure 34. Bootstrap Circuit

## INPUT VOLTAGE BELOW 5.5V

The LM3495 includes an internal 4.7V linear regulator connected from the VIN pin to the VLIN5 pin. This linear regulator feeds the logic and FET drive circuitry. For input voltages less than 5.5 V , the VIN and VLIN5 pins can be shorted together externally. The external short circuit bypasses both the internal linear regulator and the internal PMOS switch, allowing the full input voltage to be used for driving the power FETs and minimizing conduction loss in the LM3495 itself. For voltage inputs that range above and below 5.5V the LM3495 must not use a short from VIN to VLIN5.

## UNDER VOLTAGE LOCK-OUT

The 2.6V turn-on threshold on the voltage at VIN has a built in hysteresis of 300 mV . If input voltage drops below 2.3 V the chip enters under voltage lock-out (UVLO) mode. UVLO consists of turning off both the top and bottom FETs and remaining in that condition until input voltage rises above 2.6 V .

## BOOTSTRAP DIODE SELECTION

Schottky diodes are the preferred choice for the bootstrap circuit because of their low forward voltage drop. For circuits that will operate at high ambient temperature the Schottky diode datasheet must be read carefully to ensure that the reverse leakage current at high temperature does not increase enough to deplete the charge on the bootstrap capacitor while the high-side FET is off. Some Schottky diodes increase their reverse leakage by as much as 1000x at their upper temperature limit. Fast recovery and PN junction diodes maintain low reverse leakage even at high ambient temperature. For high ambient temperature operation Schottky diodes with low leakage across temperature or fast recovery type diodes should be used.

## OVER VOLTAGE PROTECTION

The LM3495 will shut down if the output voltage exceeds $125 \%$ of the steady state target voltage for longer than $4 \mu \mathrm{~s}$. The high-side FET is turned off and the low-side FET is turned on. The LM3495 will remain in this condition until either the VIN pin voltage is cycled to ground, or the COMP/SD pin voltage is pulled to below 0.3 V and then released. Either of these reset mechanisms will cause the device to perform a soft-start.

## LOW-SIDE CURRENT LIMIT

The current limit of the LM3495 operates by sensing the current in the low-side FET while the load current, $\mathrm{I}_{0}$, circulates through it. The low-side FET drain-to-source voltage, $\mathrm{V}_{\mathrm{DS}}$, is compared against the voltage of a fixed, internal $20 \mu \mathrm{~A}$ current source and a user-selected resistor, $\mathrm{R}_{\text {ILIM }}$. The value of $\mathrm{R}_{\text {IIIM }}$ for a desired current limit threshold, $\mathrm{I}_{\mathrm{CL}}$, can be selected with the following equation:

$$
\begin{equation*}
\mathrm{R}_{\mathrm{LLIM}}=\frac{\mathrm{I}_{\mathrm{CL}} \times \mathrm{R}_{\mathrm{DSON}-\mathrm{LO}}}{20 \mu \mathrm{~A}} \tag{5}
\end{equation*}
$$

$R_{\text {ILIM }}$ is connected between the switch node and the ILIM pin. A current limit event is sensed when $V_{D S}$ exceeds $\mathrm{V}_{\text {ILIM }}\left(\mathrm{V}_{\text {IIIM }}=\mathbf{2 0} \boldsymbol{\mu A} \times \mathbf{R}_{\text {ILII }}\right)$. The high-side switch is disabled for the following cycle and the low-side FET is kept on during this time.
During long duration current limit conditions or a short circuit the output voltage droops. This in turn causes the COMP/SD pin voltage to rise. If the COMP/SD pin voltage exceeds 2 V and a high-side FET on-pulse is skipped, the LM3495 increments a 4 bit counter. If 16 high-gate pulses are skipped consecutively while COMP/SD stays above 2V, the LM3495 will enter hiccup mode. The counter is reset when the COMP/SD pin goes below 2 V . During soft-start the cycle skipping function of the low-side current limit is active, but the ability to enter hiccup mode is disabled.

## CURRENT LIMIT SENSE RESISTOR

For applications that require a higher degree of accuracy for the low-side current limit, a dedicated current sense resistor can be added between ground and the source of the low-side FET. Figure 35 shows the circuit connection when using a dedicated current limit sensing resistor, $\mathrm{R}_{\text {SNS }}$.


Figure 35. Current Limit Sense Resistor
When using a dedicated current limit sensing resistor, the equation governing the low-side current limit becomes:

$$
\begin{equation*}
\mathrm{R}_{\mathrm{LLM}}=\frac{\mathrm{I}_{\mathrm{CL}} \times \mathrm{R}_{\mathrm{SNS}}}{20 \mu \mathrm{~A}} \tag{6}
\end{equation*}
$$

## MAXIMUM CURRENT SENSE

In order to keep the low-side current sense amplifier within its linear range, the peak sense voltage, $\mathrm{V}_{\text {SNS }}$, between the CSL and SW/CSH pins should remain below 200 mV .

$$
\begin{equation*}
V_{S N S}=I_{P K} x\left(R_{\text {DSON-LO }}+R_{S N S}\right) \tag{7}
\end{equation*}
$$

The value $\mathrm{I}_{\mathrm{PK}}$ can be determined by following the equations in the Output Inductor.

## HIGH-SIDE CURRENT LIMIT

The LM3495 employs a second comparator that monitors the voltage across the high-side FET when it is on. This provides protection against a short circuit at the switch node, which the low-side current limit cannot detect. If the drain-to-source voltage of the high-side FET exceeds 500 mV while the FET is on, the LM3495 will immediately enter hiccup mode. A 200 ns blanking period after the high-side FET turns on is used to prevent switching transient voltages from tripping the high-side current limit without cause.

## HICCUP MODE

During hiccup mode, the LM3495 disables both the high-side and low-side FETs and begins a cool down period of 4096 switching cycles. At the conclusion of this cool down period, the regulator performs an internal 400 cycle soft start identical to the soft start at turn-on. During soft start only the high-side current limit can put the LM3495 into hiccup mode. low-side current cannot put the LM3495 into hiccup mode during soft start, although it can limit duty cycle. If a short at the output persists when soft start is done, the part will begin counting high-side pulses skipped due to the low-side current limit and will re-enter hiccup mode 16 cycles later. The long term effect observed will be 4096 cycles with the power FETs disabled, and then $416(400+16)$ cycles where they are enabled.
The hiccup protection mode is designed to protect the external components of the circuit (output inductor, FETs and input voltage source) from thermal stress. For example, assume that the low-side current limit is10A. Once in hiccup mode the effective duty cycle for the high-side FET and output inductor will be $D^{*}(416 / 4096)$. For the low-side FET it will be (1-D)(416/4096). This means that even under the worst case conditions (minimum switching frequency and maximum duty cycle, $\mathrm{D}_{\text {MAX }}=96 \%$ ), the average current through the inductor and highside FET will be 975 mA and the average current seen by the low-side FET will be 40 mA .

## PARALLEL LOW-SIDE SCHOTTKY DIODE

Many synchronous buck regulators include a Schottky diode in parallel with the low-side power FET. The low forward drop and short reverse recovery time of Schottky diodes can improve efficiency by preventing the FET's body diode from turning on. This technique is most effective in circuits with output currents of 5A or less. The parallel Schottky diode must be placed as close as possible to the power FET to prevent trace inductance from negating the gains in efficiency.

## ADAPTIVE DUTY CYCLE CLAMP

The adaptive duty cycle clamp is an extra layer of protection used during high current conditions or large load transients. When a high-side pulse is skipped due to current limit, the output voltage tends to decrease rapidly. The steady state control loop of the LM3495 responds by commanding a higher duty cycle at the next high-side turn-on. The result is a combination of high voltage across the output inductor and long duty cycles that could result in inductor saturation. The adaptive duty cycle clamp prevents inductor saturation by providing a dynamic maximum duty cycle, $\mathrm{D}_{\text {clamp }}$. The clamp is based on the sensed input and output voltages. $\mathrm{D}_{\text {Clamp }}$ can be predicted with the following equation:

$$
\begin{gather*}
\mathrm{D}_{\text {CLAMP }}=3.2 \times \frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{~V}_{\text {IN }}}  \tag{8}\\
\mathrm{D}_{\text {CLAMP }} \text { cannot exceed } 100 \% \tag{9}
\end{gather*}
$$

## SHUTDOWN

The LM3495 can be put into a low power shutdown mode by bringing the voltage at the COMP/ $\overline{\mathrm{SD}}$ pin below 0.3 V . A signal-level BJT or FET can be controlled by most CMOS or TTL logic signals to perform this function. The collector-to-emitter or drain-to-source capacitance should be less than 20 pF to minimize the effect on the control loop compensation. During shutdown, both the high-side and low-side FETs are disabled. The output voltage is discharged through the SNS pin by an internal $500 \Omega$ FET.

## THERMAL SHUTDOWN

The LM3495 will enter a thermal shutdown state if the die temperature exceeds $150^{\circ} \mathrm{C}$. Both the high-side and low-side power FETs are turned off, the output voltage is discharged through an internal $500 \Omega$ FET, and the IC will remain in this condition until the die temperature has dropped to approximately $135^{\circ} \mathrm{C}$. At this point the LM3495 will perform a soft-start.

## Design Considerations

The most common circuit controlled by the LM3495 is a non-isolated, synchronous buck regulator. The buck regulator steps down the input voltage and has a duty cycle, D, of:

$$
\begin{equation*}
\mathrm{D}=\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{~V}_{\mathrm{IN}}} \tag{10}
\end{equation*}
$$

The following is a design procedure for selecting all the components in the Typical Application circuit on the front page. This circuit delivers a $1.2 \mathrm{~V} \pm 1 \%$ output voltage at output currents up to 10 A from an input voltage of $12 \mathrm{~V} \pm$ $10 \%$. This circuit is typical of a point-of-load (POL) module. A BOM for this typical application is listed in Table 3 at the end of this datasheet.

## SWITCHING FREQUENCY

The selection of switching frequency is based on the tradeoffs between size, cost, and efficiency. In general, a lower frequency means larger, more expensive inductors and capacitors will be needed. A higher switching frequency generally results in a smaller but less efficient solution, as the power FET gate capacitances must be charged and discharged more often in a given amount of time. For this application, a frequency of 500 kHz was selected because the space on a POL circuit board is limited. This frequency is a good compromise between the size of the inductor and FETs, transient response, and efficiency. Following the equation given for $\mathrm{R}_{\mathrm{FRQ}}$ in the Applications Information section, a $54.9 \mathrm{k} \Omega 1 \%$ resistor should be used to switch at 500 kHz .

## MOSFETS

Selection of the power FETs is governed by the same tradeoffs as switching frequency. Breaking down the losses in the high-side and low-side FETs is one way to determine relative efficiencies between different FETs. When using discrete SO-8 FETs the LM3495 is most efficient for output currents of 2A to 10A.
Losses in the power FETs can be broken down into conduction loss, gate charging loss, and switching loss.
Conduction, or $\mathrm{I}^{2} \mathrm{R}$ loss, $\mathrm{P}_{\mathrm{C}}$, is approximately:

$$
\begin{align*}
& \mathrm{P}_{\mathrm{C}}=\mathrm{D}\left(\mathrm{I}_{\mathrm{o}}^{2} \times \mathrm{R}_{\mathrm{DSON}-\mathrm{HI}} \times 1.3\right)(\text { High-Side MOSFET })  \tag{11}\\
& \mathrm{P}_{\mathrm{C}}=(1-\mathrm{D}) \times\left(\mathrm{I}_{\mathrm{O}}^{2} \times\left(\mathrm{R}_{\mathrm{DSON}-\mathrm{LO}} \times 1.3+\mathrm{R}_{\mathrm{SNS}}\right)\right)(\text { Low-Side MOSFET }) \tag{12}
\end{align*}
$$

In the above equations $R_{\text {DSON-HI }}$ and $R_{\text {DSON-LO }}$ refer to on-resistance of the high-side and low-side FETs, respectively. $\mathrm{R}_{\text {SNS }}$ is 0 if it is not used. The factor 1.3 accounts for the increase in FET on-resistance due to heating. Alternatively, the factor of 1.3 can be ignored and the on-resistance of the FET can be estimated using the $\mathrm{R}_{\mathrm{DsON}}$ vs Temperature curves in the FET datasheets. Gate charging loss, $\mathrm{P}_{\mathrm{GC}}$, results from the current driving the gate capacitance of the power FETs and is approximated as:

$$
\begin{align*}
& \mathrm{P}_{\mathrm{GC}}=\mathrm{n} \times\left(\mathrm{V}_{\mathrm{LIN5}}-\mathrm{V}_{\mathrm{D}}\right) \times \mathrm{Q}_{\mathrm{G}-\mathrm{HI}} \times \mathrm{f}_{\mathrm{SW}}(\text { High-Side MOSFET })  \tag{13}\\
& \mathrm{P}_{\mathrm{GC}}=\mathrm{n} \times \mathrm{V}_{\mathrm{LIN} 5} \times \mathrm{Q}_{\mathrm{G}-\mathrm{LO}} \times \mathrm{f}_{\mathrm{SW}}(\text { Low-Side MOSFET }) \tag{14}
\end{align*}
$$

In the above equations $\mathrm{Q}_{\mathrm{G}-\mathrm{HI}}$ and $\mathrm{Q}_{\mathrm{G}-\mathrm{LO}}$ refer to the gate charge of the high-side and low-side FETs , respectively. The factor ' $n$ ' is the number of FETs (if multiple devices have been placed in parallel) and $Q_{G}$ is the total gate charge of the FET. If different types of FETs are used, the ' $n$ ' term can be ignored and their gate charges summed to form a cumulative $\mathrm{Q}_{\mathrm{G}}$. Gate charge loss differs from conduction and switching losses in that the actual dissipation occurs in the LM3495 and not in the FET itself. Further loss in the LM3495 is incurred as the gate driving current passes through the internal linear regulator. This loss term is factored into the Chip Operating Loss portion of the Efficiency Calculations section.
Switching loss, $\mathrm{P}_{\mathrm{sw}}$, occurs during the brief transition period as the FET turns on and off. During the transition period both current and voltage are present in the channel of the FET. The loss can be approximated as:

$$
\begin{equation*}
\mathrm{P}_{\mathrm{SW}}=0.5 \times \mathrm{V}_{\mathbb{I N}} \times \mathrm{I}_{\mathrm{O}} \times\left(\mathrm{t}_{\mathrm{R}}+\mathrm{t}_{\mathrm{F}}\right) \times \mathrm{f}_{\mathrm{SW}} \tag{15}
\end{equation*}
$$

Where $t_{R}$ and $t_{F}$ are the rise and fall times of the FET. Switching loss is calculated for the high-side FET only. Switching loss in the low-side FET is negligible because the body diode of the low-side FET turns on before the FET itself, minimizing the voltage from drain to source before turn-on.
For this example, the maximum drain-to-source voltage applied to either FET is 13.2 V . The maximum drive voltage at the gate of the high-side FET is 4.5 V , and the maximum drive voltage for the low-side FET is 5 V . Any FET selected must be able to withstand 13.2 V plus any ringing from drain to source, and be able to handle at least 5 V plus ringing from gate to source. One good choice of FET for the high-side has an $\mathrm{R}_{\text {DSoN }}$ of $9.6 \mathrm{~m} \Omega$, total gate charge $Q_{G}$ of 11 nC , and rise and fall times of 5 and 8 ns , respectively. For the low-side FET, a good choice has an $R_{\text {DSON }}$ of $3.4 \mathrm{~m} \Omega$ and gate charge of 33 nC . These values have been taken from the FET datasheets with a $\mathrm{V}_{\mathrm{GS}}$ of 4.5 V .

## OUTPUT INDUCTOR

The first criterion for selecting an output inductor is the inductance itself. In most buck converters, this value is based on the desired ripple current, $\Delta \mathrm{i}_{\mathrm{o}}$, which flows in the inductor along with the load current. This ripple current will flow through the ESR and impedance of the output capacitor to create the output voltage ripple, $\Delta \mathrm{v}_{\mathrm{o}}$. Due to the unique control architecture of the LM3495, a second requirement for minimum inductance must be used based on the $\mathrm{R}_{\text {DSON }}$ of the low-side FET and the desired switching frequency. As with switching frequency, the inductance used is a tradeoff between size and cost. Larger inductance means low current ripple and hence low output voltage ripple. However, less inductance results in smaller, less expensive devices. An inductance that gives a ripple current of $30 \%$ to $40 \%$ of the maximum load current is a good starting point ( $\Delta \mathrm{i}_{0}=30 \%$ to $40 \%{ }^{*}{ }^{\circ}$ ). Minimum inductance should be calculated from this value, using the maximum input voltage, as:

$$
\begin{equation*}
L_{\text {MIN1 }}=\frac{V_{V_{\mathbb{N}(M A X)}}-V_{O}}{f_{S W} \times \Delta i_{O}} \times D \tag{16}
\end{equation*}
$$

By calculating in terms of amperes, volts, and megahertz, the inductance value will come out in micro henries. The second minimum inductance equation specific to the LM3495 is:

$$
\begin{equation*}
\mathrm{L}_{\mathrm{MIN2} 2}=\frac{64 \times\left(\mathrm{R}_{\mathrm{DSON}-\mathrm{LO}}+\mathrm{R}_{\mathrm{SNS}}\right)}{\mathrm{f}_{\mathrm{SW}}} \times \frac{\mathrm{V}_{\mathrm{IN}}}{\mathrm{~V}_{\mathrm{IN}}+2} \tag{17}
\end{equation*}
$$

By calculating in terms of milliohms and kilohertz the inductance value will come out in micro henries.
For this design:

$$
\begin{align*}
& \mathrm{L}_{\mathrm{MIN} 1}=\frac{13.2 \mathrm{~V}-1.2 \mathrm{~V}}{500 \mathrm{kHz} \times 3 \mathrm{~A}} \times 0.1=0.8 \mu \mathrm{H} \\
& \mathrm{~L}_{\mathrm{MIN} 2}=\frac{64 \times 3.4 \mathrm{~m} \Omega}{500 \mathrm{kHz}} \times \frac{12 \mathrm{~V}}{12 \mathrm{~V}+2}=0.4 \mu \mathrm{H} \tag{18}
\end{align*}
$$

Whichever equation gives the higher value for inductance is the one which should be followed.
The second criterion for selecting an inductor is the peak current carrying capability. This is the level above which the inductor will saturate. In saturation the inductance drops off severely, often to $20 \%$ to $30 \%$ of the rated value. In a buck converter, peak current, $\mathrm{I}_{\mathrm{PK}}$, is equal to the maximum load current plus one half of the ripple current. For this example:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{PK}}=10 \mathrm{~A}+1.5 \mathrm{~A}=11.5 \mathrm{~A} \tag{19}
\end{equation*}
$$

Hence an inductor must be selected that has a peak current rating greater than 11.5 A and an average current rating greater than 10A. To ensure a robust design, the inductor selected should maintain approximately $50 \%$ of its rated inductance during the worst-case peak current from an output short circuit. For a low-side current limit the peak current during an output short circuit can be estimated as $\mathrm{I}_{\mathrm{CL}}$ plus $\Delta \mathrm{i}_{(\mathrm{O}-\mathrm{MAX})} \cdot \Delta \mathrm{i}_{(\mathrm{O}} \mathrm{MAX}$ is is calculated by substituting zero for output voltage in the expression for $\Delta \mathrm{i}$. Inductor core materials with soft saturation characteristics are preferred. One inductor that meets the peak current guidelines is an off-the-shelf $1.0 \mu \mathrm{H}$ component that can handle a peak current of 18A and an average current of 14A. The inductor current ripple and peak inductor current should be recalculated for the selected inductance value, $\mathrm{L}_{\text {ACTUAL }}$, by rearranging the equation for minimum inductance:

$$
\begin{gather*}
\Delta i_{\mathrm{O}}=\frac{\mathrm{V}_{\mathrm{IN}(\text { max })}-\mathrm{V}_{\mathrm{O}}}{f_{\mathrm{SW}} \times \mathrm{L}_{\mathrm{ACTUAL}}} \times \mathrm{D} \\
\Delta \mathrm{i}_{\mathrm{O}}=\frac{13.2 \mathrm{~V}-1.2 \mathrm{~V}}{0.5 \mathrm{MHz} \times 1 \mu \mathrm{H}} \times 0.1=2.4 \mathrm{~A}_{\mathrm{P} \cdot \mathrm{P}} \\
\mathrm{I}_{\mathrm{PK}}=10 \mathrm{~A}+2.4 \mathrm{~A} / 2=11.2 \mathrm{~A} \tag{20}
\end{gather*}
$$

## OUTPUT CAPACITOR

The output capacitor in a switching regulator is selected on the basis of capacitance, equivalent series resistance (ESR), size, and cost. An important specification in switching converters is the output ripple voltage, $\Delta \mathrm{v}_{\mathrm{O}}$. At 500 kHz the impedance of most capacitors is very small compared to ESR, hence ESR becomes the main selection guide. In this design the load requires a $1 \%$ ripple, which results in a $\Delta v_{O}$ of $10 \mathrm{mV}_{\mathrm{P}-\mathrm{p} \text {. Maximum }}$ ESR is then:

$$
\begin{equation*}
\mathrm{ESR}_{\text {max }}=\frac{\Delta \mathrm{V}_{\mathrm{O}}}{\Delta \mathrm{i}_{\mathrm{O}}} \tag{21}
\end{equation*}
$$

$E S R_{\text {MAX }}$ is $10 \mathrm{~m} \Omega$. Multi-layer ceramic, aluminum electrolytic, tantalum, solid aluminum, organic, and niobium capacitors are all popular in switching converters. Generally, by the time enough capacitors have been paralleled to obtain the desired ESR, the bulk capacitance is more than enough to supply the load current during a transient from no-load to full load. In this example the load could transition quickly from 0A to 5A, (or from 5A to 0A), so moderate bulk capacitance is needed. Two MLCC capacitors rated $100 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ each with ESR of $1.5 \mathrm{~m} \Omega$ will work well.

## VLIN5 DECOUPLING CAPACITOR

The VLIN5 pin should always be decoupled with a $2.2 \mu \mathrm{~F}, 10 \mathrm{~V}$-rated ceramic capacitor placed as close as possible to the VLIN5 and PGND pins of the LM3495. The decoupling capacitor should have a minimum X5R or X7R type dielectric to ensure that the capacitance remains stable over the expected voltage and temperature range.

## INPUT CAPACITOR

The input capacitors to a buck regulator are used to smooth the large current pulses drawn by the inductor and load when the high-side FET is on. Due to this large AC stress, input capacitors are usually selected on the basis of their AC rms current rating rather than bulk capacitance. Low ESR is beneficial because it reduces the power dissipation in the capacitors. Although any of the capacitor types mentioned in the OUTPUT CAPACITOR section can be used, MLCCs are common because of their low ESR and because in general the input to a buck converter does not require as much bulk capacitance as the output. Input current, $\mathrm{I}_{\mathrm{rms}}$, can be calculated using the following equation:

$$
\begin{equation*}
I_{\mathrm{rms}}=I_{0} \times \sqrt{D(1-D)} \tag{22}
\end{equation*}
$$

A good estimate for the maximum AC rms current is one-half of the maximum load current. For this example, the rms input current can be estimated as 3.5A. Regardless of the type and number of capacitors used, every design will benefit from the addition of a $0.1 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$ ceramic capacitor placed as close as possible to the drain of the high-side FET and the source of the low-side FET.
In most applications for POL power supplies, the input voltage is the output of another switching converter. This output often has a lot of bulk capacitance. One $22 \mu \mathrm{~F}$ MLCC provides enough local smoothing and keeps the input impedance high enough to prevent power supply interaction from the source. For switching power supplies, the minimum quality dielectric that should be used is X5R. The preferred capacitor voltage rating for a 12 V input voltage is 25 V , due to the drop-off in capacitance of MLCCs under a DC bias. Capacitors with a 16 V rating can still be used if size and cost are limiting factors. For this example the current rating of each of the capacitors should be at least 3Arms. The ESR of large-value ceramic caps is usually below $10 \mathrm{~m} \Omega$, which keeps the heating to a minimum.

## CURRENT LIMIT

For this design, the trip point for the current limit circuitry should be below the peak current rating of the output inductor, which is 18A. To account for the tolerance of the internal current source, the change in the $R_{D S O N}$ of the low-side FET, and to prevent excessive heating of the inductor, a target of 15A has been chosen. A 3.8A margin exists between the expected 11.2A peak current and the current limit threshold to allow for line and load transients. Following the equation from the Applications Information section the value used for $\mathrm{R}_{\mathrm{LIM}}$ should be $3.32 \mathrm{k} \Omega 1 \%$.

## CONTROL LOOP COMPENSATION

The LM3495 uses emulated peak current-mode PWM control to correct changes in output voltage due to line and load transients. This unique architecture combines the fast line transient response of peak current mode control with the ability to regulate at very low duty cycles. As a further advantage, the small signal characteristics of emulated peak current mode control are almost identical to those of traditional peak current mode control, and hence compensation can be selected using nearly identical calculations.
The control loop is comprised of two parts. The first is the power stage, which consists of the duty cycle modulator, output filter, and the load. The second part is the error amplifier, which is a transconductance $\left(g_{M}\right)$ amplifier with a typical transconductance of $750 \mu \mathrm{mho}$ and a typical output impedance of $72 \mathrm{M} \Omega$. Figure 36 shows the regulator and voltage control loop components.


Figure 36. Power Stage and Error Amp
One popular method for selecting the compensation components is to create Bode plots of gain and phase for the power stage and error amplifier. Combined, they make the overall bandwidth and phase margin of the regulator easy to determine. Software tools such as Excel, MathCAD, and Matlab are useful for observing how changes in compensation or the power stage affect system gain and phase.
The power stage in an emulated peak current mode buck converter consists of the DC gain, APS , a low frequency pole, $\mathrm{f}_{\mathrm{p}}$, the ESR zero, $\mathrm{f}_{\mathrm{z}}$, and a higher frequency pole, $\mathrm{f}_{\mathrm{L}}$, set by the ratio of the sensed current ramp to the emulated current ramp. The power stage transfer function (also called the Control-to-Output transfer function) can be written:

$$
\begin{equation*}
G_{P S}=A_{P S} \times \frac{1+\frac{s}{\omega_{Z}}}{\left(1+\frac{s}{\omega_{P}}\right)\left(1+\frac{s}{\omega_{L}}\right)} \tag{23}
\end{equation*}
$$

Where the DC gain is defined as:

$$
A_{P S}=\frac{R_{O}}{G_{\mid} \times R_{S}} \times \frac{1}{1+\frac{\left(R_{O}+R_{L}\right) \times\left(m_{C}-0.5\right)}{L 1 \times f_{S W}}}
$$

where

- $R_{S}=R_{\text {DSON-LO }}+R_{\text {SNS }}$
- $\mathrm{m}_{\mathrm{C}}=\mathrm{S}_{\mathrm{e}} / \mathrm{S}_{\mathrm{n}}$
- $\mathrm{G}_{\mathrm{I}}=4$

$$
\begin{equation*}
\mathrm{S}_{\mathrm{e}}=\left(\frac{\mathrm{V}_{\mathrm{IN}}}{16}+0.125\right) \times \mathrm{f}_{\mathrm{SW}} \tag{24}
\end{equation*}
$$

$$
\begin{equation*}
S_{n}=\frac{V_{I N} \times G_{1} \times R_{S}}{L 1} \tag{25}
\end{equation*}
$$

$$
\begin{equation*}
\omega_{\mathrm{Z}}=\frac{1}{\mathrm{R}_{\mathrm{C}} \times \mathrm{C}_{\mathrm{o}}} \tag{26}
\end{equation*}
$$

The low frequency pole is:

$$
\begin{equation*}
\omega_{P}=\frac{1}{R_{O} \times C_{O}}+\frac{m_{C}-0.5}{L \times C_{O} \times f_{S W}} \tag{28}
\end{equation*}
$$

And the higher frequency pole is:

$$
\begin{equation*}
\omega_{\mathrm{L}}=\frac{\mathrm{f}_{\mathrm{Sw}}}{\mathrm{~m}_{\mathrm{C}}-0.5} \tag{29}
\end{equation*}
$$

In the equation for $A_{P S}$, the output resistance, $\mathrm{R}_{\mathrm{O}}$, is the output voltage divided by output current. DC gain is highest when output current is lowest. In order to design for the worst case, $\mathrm{R}_{\mathrm{O}}$ should be calculated for the minimum load current. For this example, no minimum load has been specified, so a load of 100 mA will be used ( $R_{O}=12 \Omega$ ).
For this example, the value of DC gain is 24 dB . The low frequency pole $\mathrm{f}_{\mathrm{p}}=\omega_{\mathrm{p}} / 2 \pi$ is at 2.7 kHz , the ESR zero $f_{z}$ $=\omega_{z} / 2 \pi$ is at 1.06 MHz , and the higher frequency pole is at 48 kHz . Gain and phase plots for the power stage are shown in Figure 37.


Figure 37. Power Stage Gain and Phase
The low frequency pole and higher frequency pole cause a roll-off in the gain of $-20 \mathrm{~dB} / \mathrm{decade}$ at lower frequency that increases to $-40 \mathrm{~dB} /$ decade at higher frequency. The effect of the ESR zero is not seen because its frequency is beyond the switching frequency. If this loop were left uncompensated, the bandwidth would be 39 kHz and the phase margin $58^{\circ}$. This loop would be stable, but would suffer from poor regulation of the output voltage due to the low DC gain. In practice, this loop could change significantly due to the tolerances in the output inductor, output capacitor, changes in output current, or input voltage. Therefore, the loop is compensated using the error amplifier and a few passive components.
In general the goal of the compensation circuit is to give high DC gain, a bandwidth that is between one-fifth and one-tenth of the switching frequency, and at least $45^{\circ}$ of phase margin. The majority of both peak current mode and emulated peak current mode buck regulators can be compensated with just two components, $\mathrm{R}_{1}$ and $\mathrm{C}_{1}$, as shown in the Typical Application Circuit. For power stages where the ESR zero frequency is below one-half of the switching frequency a second capacitor, $\mathrm{C}_{2}$, may be needed to add another pole to the compensation. For power stages where the ESR zero frequency is beyond the control loop bandwidth, a compromise in bandwidth is needed to maintain good phase margin. The transfer function of the compensation block, $\mathrm{G}_{\mathrm{EA}}$, can be derived by multiplying the impedance $Z_{C}=\left(R_{1}+1 / s_{C 1}\right) \|\left(1 / s_{C_{2}}\right)$ times the DC gain of the error amp to give the following equation:

$$
\begin{equation*}
G_{E A}=g_{m} \times \frac{V_{F B}}{V_{O}} \times \frac{s R_{1} C_{1}+1}{s \times\left(s R_{1} C_{1} C_{2}+C_{1}+C_{2}\right)} \tag{30}
\end{equation*}
$$

This transfer function provides one pole at the origin, one zero at $1 /\left(2 \pi R_{1} C_{1}\right)$, and another pole at approximately $1 /\left(2 \pi R_{1} C_{2}\right)$ if $C_{2}$ is used. If $C_{2}$ is not used, a default value of 10 pF is substituted, representing the parasitic capacitance from the COMP/SD pin to ground.
The value for $\mathrm{R}_{1}$ can be calculated using the following equation:

$$
\begin{equation*}
\mathrm{R}_{1}=\frac{\mathrm{B}}{\mathrm{~g}_{\mathrm{m}}} \tag{31}
\end{equation*}
$$

The value, B, can be determined by evaluating the power stage transfer function at the desired cross-over frequency, or by reading the value graphically from the power stage gain plot. Setting B equal to the inverse of the linear gain will force the total loop gain to be $1(0 \mathrm{~dB})$ at the cross-over frequency. For this example the desired cross-over frequency is $1 / 10$ of the switching frequency, or 50 kHz . At 50 kHz the value of $\mathrm{G}_{\text {ps }}$ is approximately -4 dB , or $0.63 \mathrm{~V} / \mathrm{V}$. This indicates a system where the $\mathrm{f}_{\mathrm{z}} \geq \mathrm{f}_{\mathrm{sw}}$. The value B should then be set to $1.58 \mathrm{~V} / \mathrm{V}$ and increased by $0.1 \mathrm{~V} / \mathrm{V}$ steps until the phase margin is at $45^{\circ}$. For this example, phase is $45^{\circ}$ when B is $2.8 \mathrm{~V} / \mathrm{V}$.

Once $R_{1}$ has been selected, $C_{1}$ is calculated based on the value of $R_{1}$ as shown in the following equation:

$$
\begin{equation*}
C_{1}=\frac{1}{2 \pi \times R_{1} \times f_{p}} \tag{32}
\end{equation*}
$$

$R_{1}=3.73 \mathrm{k} \Omega$, and $\mathrm{C} 1=15.7 \mathrm{nF}$. The closest $1 \%$ value should be used for $\mathrm{R}_{1}$ and the closest $10 \%$ value used for $\mathrm{C}_{1}$, which gives:
$R_{1}=3.74 \mathrm{k} \Omega 1 \%$
$\mathrm{C}_{1}=15 \mathrm{nF} 10 \%$
The error amplifier of the LM3495 has a unity-gain bandwidth of 10 MHz . In order to model the effect of this limitation, the open-loop gain, OPG, can be calculated as:

$$
\begin{equation*}
\mathrm{OPG}=\frac{2 \pi \times 10 \mathrm{MHz}}{\mathrm{~s}+\frac{2 \pi \times 10 \mathrm{MHz}}{\mathrm{~g}_{\mathrm{m}} \times 72 \mathrm{M} \Omega}} \tag{33}
\end{equation*}
$$

The new error amplifier transfer function taking into account unity-gain bandwidth is:

$$
\begin{equation*}
G_{E A-A C T U A L}=\frac{G_{E A} \times O P G}{1+G_{E A}+O P G} \tag{34}
\end{equation*}
$$

The gain and phase of the error amplifier are shown in Figure 38.


Figure 38. Error Amplifier Gain and Phase
The total control loop transfer function, H , is equal to the power stage transfer function multiplied by the error amplifier transfer function. The bandwidth and phase margin can be read graphically from Bode plots of H , shown in Figure 39.

$$
\begin{equation*}
H=G_{P S} \times G_{E A-A C T U A L} \tag{35}
\end{equation*}
$$



Figure 39. Overall Loop Gain and Phase
The bandwidth of this example circuit is 49 kHz , with a phase margin of $46^{\circ}$.

## Efficiency Calculations

A reasonable estimation for the efficiency, $\eta$, of a buck regulator controlled by the LM3495 can be obtained by adding together the loss in each current carrying element, $\mathrm{P}_{\text {TOTAL-LOSS }}$, and using the equation:

$$
\begin{equation*}
\eta=\frac{P_{0}}{P_{\mathrm{O}}+P_{\text {TOTAL_LOSS }}} \tag{36}
\end{equation*}
$$

The following shows an efficiency calculation to complement the Typical Application Circuit. Output power for this circuit is $P_{O}=1.2 \mathrm{~V} \times 10 \mathrm{~A}=12 \mathrm{~W}$. Input voltage is assumed to be 12 V , and the calculations used assume that the converter runs in CCM.

## Chip Operating Loss

This term accounts for the current drawn at the VIN pin. This current, $\mathrm{I}_{\mathbb{N}}$, drives the logic circuitry and the power FETs. The gate driving loss term from the power FET section of Design Considerations is included in the chip operating loss. For the LM3495, $\mathrm{I}_{\mathbb{N}}$ is equal to the steady state operating current, $\mathrm{I}_{\mathrm{Q}}$, plus the FET driving current, $\mathrm{I}_{\mathrm{GC}}$. Power is lost as this $\mathrm{I}_{\mathrm{IN}}$ passes through the internal linear regulator of the LM3495.

$$
\begin{align*}
& \mathrm{I}_{\mathrm{GC}}=\left(\mathrm{Q}_{\mathrm{G}-\mathrm{HI}}+\mathrm{Q}_{\mathrm{G}-\mathrm{LO}}\right) \times \mathrm{f}_{\mathrm{OSC}}  \tag{37}\\
& \mathrm{I}_{\mathrm{GC}}=(11 \mathrm{nC}+33 \mathrm{nC}) \times 500 \mathrm{kHz}=22 \mathrm{~mA} \tag{38}
\end{align*}
$$

$\mathrm{I}_{\mathrm{Q}}$ is typically 1.8 mA , taken from the Electrical Characteristics table. Chip Operating Loss is then:

$$
\begin{align*}
& \mathrm{P}_{\mathrm{Q}}=\mathrm{V}_{\mathrm{IN}} \times\left(\mathrm{I}_{\mathrm{Q}}+\mathrm{I}_{\mathrm{GC}}\right)  \tag{39}\\
& \mathrm{P}_{\mathrm{Q}}=12 \mathrm{~V} \times(1.8 \mathrm{~mA}+22 \mathrm{~mA})=0.29 \mathrm{~W} \tag{40}
\end{align*}
$$

High-Side FET Switching Loss

$$
\begin{align*}
& \mathrm{P}_{\mathrm{SW}}=0.5 \times \mathrm{V}_{\mathrm{IN}} \times \mathrm{I}_{\mathrm{O}} \times\left(\mathrm{t}_{\mathrm{R}}+\mathrm{t}_{\mathrm{F}}\right) \times \mathrm{f}_{\mathrm{SW}}  \tag{41}\\
& \mathrm{P}_{\mathrm{SW}}=0.5 \times 12 \mathrm{~V} \times 10 \mathrm{~A} \times(5 \mathrm{~ns}+8 \mathrm{~ns}) \times 500 \mathrm{kHz}=0.39 \mathrm{~W} \tag{42}
\end{align*}
$$

## FET Conduction Loss

$$
\begin{equation*}
\mathrm{P}_{\mathrm{C}}=\mathrm{D}\left(\mathrm{I}^{2} \times \times \mathrm{R}_{\mathrm{DSON}-\mathrm{HI}} \times 1.3\right) \tag{43}
\end{equation*}
$$

$\mathrm{P}_{\mathrm{C}-\mathrm{H}}=0.1 \times(100 \times 0.013)=0.13 \mathrm{~W}$

$$
\begin{equation*}
P_{C}=(1-D)\left(I^{2} \times R_{D S O N-L O} \times 1.3\right) \tag{44}
\end{equation*}
$$

$\mathrm{P}_{\mathrm{C} \text {-LO }}=0.9 \times(100 \times 0.0044)=0.40 \mathrm{~W}$
$\mathbf{R}_{\text {SNS }}$ Loss (if used)

$$
\begin{equation*}
\mathrm{P}_{\mathrm{SNS}}=(1-\mathrm{D})\left(\left(\mathrm{I}_{\mathrm{O}}\right)^{2} \times \mathrm{R}_{\mathrm{SNS}}\right) \tag{47}
\end{equation*}
$$

Not used in this example.

## Input Capacitor Loss

This term represents the loss as input ripple current passes through the ESR of the input capacitor bank. In this equation ' $n$ ' is the number of capacitors in parallel.

$$
\begin{align*}
& \mathrm{P}_{\mathrm{IN}}=\frac{I_{\text {rms }}^{2} \times \mathrm{IN} \times \text { ESR }}{n} \\
& \mathrm{I}_{\mathrm{rms}-\mathrm{IN}}=I_{\mathrm{O}} \times \sqrt{\mathrm{D}(1-\mathrm{D})} \\
& \mathrm{I}_{\mathrm{rms}-\mathbb{I N}}=10 \times \sqrt{0.1(0.9)}=3 \mathrm{~A}  \tag{48}\\
& \left.\mathrm{P}_{\mathrm{IN}}=(3 \mathrm{~A})^{2} \times 2 \mathrm{~m} \Omega\right)=0.018 \mathrm{~W} \tag{49}
\end{align*}
$$

## Output Inductor Loss

$$
\begin{align*}
& P_{\text {LOUT }}=\left(\mathrm{I}_{\mathrm{O}}\right)^{2} \times R_{\text {L }}  \tag{50}\\
& P_{\text {LOUT }}=(10 \mathrm{~A})^{2} \times 3 \mathrm{~m} \Omega=0.3 \mathrm{~W} \tag{51}
\end{align*}
$$

## Total Loss

$$
\begin{equation*}
P_{\text {Loss }}=1.53 \mathrm{~W} \tag{52}
\end{equation*}
$$

## Efficiency

$$
\begin{equation*}
n=12 W /(12 W+1.50 W)=88 \% \tag{53}
\end{equation*}
$$

## Layout Considerations

To produce an optimal power solution with the LM3495, good layout and design of the PCB are as important as the component selection. The following are several guidelines to aid in creating a good layout.

## KELVIN TRACES FOR SENSE LINES

The pins of the low-side FET should be connected as close as possible to the SW/CSH and CSL pins. Each pin should use a separate trace, and the traces should be run parallel to each other to give common mode rejection. Although it can be difficult in a compact design, these traces should stay away from the output inductor if possible, to avoid coupling stray flux.
The SNS pin should also be connected using a separate Kelvin trace, running from the positive pin/pad of the output cap to the pin itself. This trace should also be used to connect to the top of the feedback resistors. Keep this trace away from the switch node and from the output inductor.

## SEPARATE PGND AND SGND

Good layout techniques include a dedicated ground plane, usually on an internal layer. Signal level components like the compensation and feedback resistors should be connected to a section of this internal plane, SGND. The SGND section of the plane should be connected to the power ground at only one point. The best place to connect the SGND and PGND is right at the SGND pin.

## MINIMIZE THE SWITCH NODE

The plane that connects the power FETs and output inductor together radiates more EMI as it gets larger. Use just enough copper to give low impedance to the switching currents.

## LOW IMPEDANCE POWER PATH

The power path includes the input capacitors, power FETs, output inductor, and output capacitors. Keep these components on the same side of the PCB and connect them with thick traces or copper planes (shapes) on the same layer. Vias add resistance and inductance to the power path, and have high impedance connections to internal planes than to the top of bottom layers of a PCB. If heavy switching currents must be routed through vias and/or internal planes, use multiple vias in parallel to reduce their resistance and inductance. The power components should be kept close together. The longer the paths that connect them, the more they act as antennas, radiating unwanted EMI.

Table 1. Bill of Materials for 6.0 V to 18.0 V Input, 1.0 V Output, 7A, 500 kHz

| ID | Part Number | Type | Size | Parameters | Qty | Vendor |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| U1 | LM3495 | Synchronous Controller | TSSOP-16 |  | 1 | TI |
| Q1 | Si4894DY | N-MOSFET | SO-8 | $30 \mathrm{~V}, 15 \mathrm{~m} \Omega$, 11.5nC | 1 | Vishay |
| Q2 | Si4442DY | N-MOSFET | SO-8 | $30 \mathrm{~V}, 4.1 \mathrm{~m} \Omega$, 36 nC | 1 | Vishay |
| D1 | MBR0530 | Schottky Diode | SMA | $30 \mathrm{~V}, 0.5 \mathrm{~A}$ | 1 | Vishay |
| L1 | RLF12545T-2R7N8R7 | Inductor | $\begin{gathered} 12.5 \times 12.8 \times \\ 4.7 \mathrm{~mm} \end{gathered}$ | $2.7 \mu \mathrm{H} 8.7 \mathrm{~A} 4.5 \mathrm{~m} \Omega$ | 1 | TDK |
| $\mathrm{C}_{\mathbf{I N} 1}, \mathrm{C}_{\mathbf{I N} 2}$ | C3225X5R1E106M | Capacitor | 1210 | $22 \mu \mathrm{~F}, 25 \mathrm{~V}$ | 2 | TDK |
| $\mathrm{C}_{01}$ | 6TPD470M | Capacitor | $7.3 \times 4.3 \times 3.8$ | $470 \mu \mathrm{~F} 6.3 \mathrm{~V} 10 \mathrm{~m} \Omega$ | 1 | Sanyo |
| $\mathrm{C}_{\mathrm{F}}$ | C2012X7R1E105M | Capacitor | 0805 | $1 \mu \mathrm{~F}, 25 \mathrm{~V}$ | 1 | TDK |
| $\mathrm{C}_{\text {DD }}$ | C2012X7R1C225M | Capacitor | 0805 | $2.2 \mu \mathrm{~F} 16 \mathrm{~V}$ | 1 | TDK |
| $\mathrm{C}_{\mathrm{B}}, \mathrm{C}_{\text {INX }}$ | VJ0805Y104KXXAT | Capacitor | 0805 | 100nF 10\% | 2 | Vishay |
| $\mathrm{C}_{\mathrm{C} 1}$ | VJ0805Y822KXXAT | Capacitor | 0805 | 8.2nF 10\% | 1 | Vishay |
| $\mathrm{C}_{\mathrm{C} 2}$ | VJ0805A1012KXXAT | Capacitor | 0805 | 100pF 10\% | 1 | Vishay |
| $\mathrm{R}_{\mathrm{C} 1}$ | CRCW08055761F | Resistor | 0805 | $5.76 \mathrm{k} \Omega 1 \%$ | 1 | Vishay |
| $\mathrm{R}_{\text {FB1 }}$ | CRCW080510502F | Resistor | 0805 | 15k 1 \% | 1 | Vishay |
| $\mathrm{R}_{\text {FB2 }}$ | CRCW08051002F | Resistor | 0805 | 10kS 1\% | 1 | Vishay |
| $\mathrm{R}_{\text {FRQ }}$ | CRCW08055492F | Resistor | 0805 | 54.9k $1 \%$ | 1 | Vishay |
| $\mathrm{R}_{\text {LIM }}$ | CRCW08052671F | Resistor | 0805 | $2.67 \mathrm{k} \Omega 1 \%$ | 1 | Vishay |

Table 2. Bill of Materials for 3.0 V to 6.0 V Input, 2.2V Output, 7A, 500 kHz

| ID | Part Number | Type | Size | Parameters | Qty | Vendor |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| U1 | LM3495 | Synchronous Controller | TSSOP-16 |  | 1 | TI |
| Q1 | Si4866DY | N-MOSFET | SO-8 | $12 \mathrm{~V}, 6.5 \mathrm{~m} \Omega, 21 \mathrm{nC}$ | 1 | Vishay |
| Q2 | Si4838DY | N-MOSFET | SO-8 | $12 \mathrm{~V}, 3.1 \mathrm{~m} \Omega, 40 \mathrm{nC}$ | 1 | Vishay |
| D1 | MBR0530 | Schottky Diode | SMA | $30 \mathrm{~V}, 0.5 \mathrm{~A}$ | 1 | Vishay |
| L1 | MSS1260-102NX | Inductor | $12.3 \times 12.3 \times 6 \mathrm{~mm}$ | $1 \mu \mathrm{H} 8 \mathrm{~A} 10 \mathrm{~m} \Omega$ | 1 | Coilcraft |
| $\begin{aligned} & \mathrm{C}_{\mathrm{IN} 1}, \\ & \mathrm{C}_{\mathrm{IN} 2} \end{aligned}$ | C3225X5R1A226M | Capacitor | 1210 | $22 \mu \mathrm{~F}, 10 \mathrm{~V}$ | 2 | TDK |
| $\mathrm{C}_{01}$ | 6TPD470M | Capacitor | $7.3 \times 4.3 \times 3.8$ | $470 \mu \mathrm{~F} 6.3 \mathrm{~V} 10 \mathrm{~m} \Omega$ | 2 | Sanyo |
| $\mathrm{C}_{\mathrm{F}}$ | C2012X7R1E105M | Capacitor | 0805 | $1 \mu \mathrm{~F}, 25 \mathrm{~V}$ | 1 | TDK |
| $\mathrm{C}_{\text {DD }}$ | C2012X7R1C225M | Capacitor | 0805 | $2.2 \mu \mathrm{~F} 16 \mathrm{~V}$ | 1 | TDK |
| $\mathrm{C}_{\mathrm{B}}, \mathrm{C}_{\text {INX }}$ | VJ0805Y104KXXAT | Capacitor | 0805 | 100nF 10\% | 2 | Vishay |
| $\mathrm{C}_{\mathrm{C} 1}$ | VJ0805Y472KXXAT | Capacitor | 0805 | 4.7nF 10\% | 1 | Vishay |
| $\mathrm{R}_{\mathrm{C} 1}$ | CRCW08051742F | Resistor | 0805 | $17.4 \mathrm{k} \Omega 1 \%$ | 1 | Vishay |
| $\mathrm{R}_{\mathrm{FB} 1}$ | CRCW08053741F | Resistor | 0805 | $3.74 \mathrm{k} \Omega 1 \%$ | 1 | Vishay |
| $\mathrm{R}_{\text {FB2 }}$ | CRCW08051002F | Resistor | 0805 | 10k $21 \%$ | 2 | Vishay |
| $\mathrm{R}_{\text {FRQ }}$ | CRCW08055492F | Resistor | 0805 | 54.9 k ת 1\% | 1 | Vishay |
| $\mathrm{R}_{\text {LIM }}$ | CRCW08052051F | Resistor | 0805 | 2.05k $\Omega$ 1\% | 1 | Vishay |

Table 3. Bill of Materials for Typical Application Circuit

| ID | Part Number | Type | Size | Parameters | Qty | Vendor |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| U1 | LM3495 | Synchronous Controller | TSSOP-16 |  | 1 | TI |
| Q1 | HAT2198R | N-MOSFET | SO-8 | $30 \mathrm{~V}, 9.6 \mathrm{~m} \Omega$, 11nC | 1 | Renesas |
| Q2 | HAT2165H | N-MOSFET | LFPAK | $30 \mathrm{~V}, 3.4 \mathrm{~m} \Omega$, 33nC | 1 | Renesas |
| D1 | MBR0530 | Schottky Diode | SMA | $30 \mathrm{~V}, 0.5 \mathrm{~A}$ | 1 | Vishay |
| L1 | RLF12560T-1R0N140 | Inductor | $12.5 \times 12.8 \times 6 \mathrm{~mm}$ | $1 \mu \mathrm{H} 14 \mathrm{~A} 3 \mathrm{~m} \Omega$ | 1 | TDK |
| $\mathrm{C}_{\text {IN }}$ | C3225X5R1E226M | Capacitor | 1210 | $22 \mu \mathrm{~F}, 25 \mathrm{~V}$ | 1 | TDK |
| $\mathrm{C}_{01}, \mathrm{C}_{02}$ | C3225X5R0J107M | Capacitor | 1210 | $100 \mu \mathrm{~F} 6.3 \mathrm{~V} 1.5 \mathrm{~m} \Omega$ | 2 | TDK |
| $\mathrm{C}_{\mathrm{F}}$ | C2012X7R1E105M | Capacitor | 0805 | $1 \mu \mathrm{~F}, 25 \mathrm{~V}$ | 1 | TDK |
| $\mathrm{C}_{\text {DD }}$ | C2012X7R1C225M | Capacitor | 0805 | $2.2 \mu \mathrm{~F} 16 \mathrm{~V}$ | 1 | TDK |
| $\mathrm{C}_{\mathrm{B}}, \mathrm{C}_{\text {INX }}$ | VJ0805Y104KXXAT | Capacitor | 0805 | 100nF 10\% | 2 | Vishay |
| $\mathrm{C}_{\mathrm{C} 1}$ | VJ0805Y103KXXAT | Capacitor | 0805 | 10nF 10\% | 1 | Vishay |
| $\mathrm{R}_{\mathrm{C} 1}$ | CRCW08051501F | Resistor | 0805 | 1.5k $1 \%$ | 1 | Vishay |
| $\mathrm{R}_{\mathrm{FB} 1}$, $\mathrm{R}_{\mathrm{FB} 2}$ | CRCW08051002F | Resistor | 0805 | 10k 1 \% | 2 | Vishay |
| $\mathrm{R}_{\text {FRQ }}$ | CRCW08055492F | Resistor | 0805 | 54.9k $\Omega$ 1\% | 1 | Vishay |
| $\mathrm{R}_{\text {LIM }}$ | CRCW08053321F | Resistor | 0805 | 3.32k $21 \%$ | 1 | Vishay |

## REVISION HISTORY

- Changed layout of National Data Sheet to TI format ......................................................................................................... 29


## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LM3495MTC/NOPB | ACTIVE | TSSOP | PW | 16 | 92 | RoHS \& Green | SN | Level-1-260C-UNLIM | -40 to 125 | LM3495 <br> MTC | Samples |
| LM3495MTCX/NOPB | ACTIVE | TSSOP | PW | 16 | 2500 | RoHS \& Green | SN | Level-1-260C-UNLIM | -40 to 125 | LM3495 <br> MTC | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TeXAS

## TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LM3495MTCX/NOPB | TSSOP | PW | 16 | 2500 | 330.0 | 12.4 | 6.95 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

PACKAGE MATERIALS INFORMATION


All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LM3495MTCX/NOPB | TSSOP | PW | 16 | 2500 | 367.0 | 367.0 | 35.0 |

## TUBE



B - Alignment groove width
*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W $(\mathbf{m m})$ | T $(\boldsymbol{\mu m})$ | B (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LM3495MTC/NOPB | PW | TSSOP | 16 | 92 | 495 | 8 | 2514.6 | 4.06 |



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.


NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL SCALE: 10X

NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated


[^0]:    Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
    Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

