

LMC660 CMOS Quad Operational Amplifier

Check for Samples: LMC660

FEATURES

- Rail-to-Rail Output Swing
- Specified for 2 k Ω and 600 Ω Loads
- High Voltage Gain: 126 dB
- Low Input Offset Voltage: 3 mV
- Low Offset Voltage Drift: 1.3 μV/°C
- Ultra Low Input Bias Current: 2 fA
- Input Common-Mode Range Includes V
- Operating Range from +5V to +15.5V Supply
- I_{SS} = 375 μA/Amplifier; Independent of V⁺
- Low Distortion: 0.01% at 10 kHz
- Slew Rate: 1.1 V/µs

APPLICATIONS

- **High-Impedance Buffer or Preamplifier**
- **Precision Current-to-Voltage Converter**
- **Long-Term Integrator**
- Sample-and-Hold Circuit
- **Peak Detector**
- **Medical Instrumentation**
- **Industrial Controls**
- **Automotive Sensors**

Connection Diagrams




Figure 1. 14-Pin SOIC/PDIP

DESCRIPTION

The LMC660 CMOS Quad operational amplifier is ideal for operation from a single supply. It operates from +5V to +15.5V and features rail-to-rail output swing in addition to an input common-mode range that includes ground. Performance limitations that have plagued CMOS amplifiers in the past are not a problem with this design. Input Vos, drift, and broadband noise as well as voltage gain into realistic loads (2 k Ω and 600 Ω) are all equal to or better than widely accepted bipolar equivalents.

This chip is built with TI's advanced Double-Poly Silicon-Gate CMOS process.

See the LMC662 datasheet for a dual CMOS operational amplifier with these same features.




Figure 2. LMC660 Circuit Topology (Each Amplifier)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings(1)

±Supply Voltage
16V
See ⁽²⁾
See ⁽³⁾
260°C
−65°C to +150°C
$(V^{+}) + 0.3V, (V^{-}) - 0.3V$
±18 mA
±5 mA
35 mA
See ⁽⁴⁾
150°C
1000V

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed.
- (2) Do not connect output to V⁺ when V⁺ is greater than 13V or reliability may be adversely affected.
- (3) Applies to both single supply and split supply operation. Continuous short circuit operation at elevated ambient temperature and/or multiple Op Amp shorts can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30 mA over long term may adversely affect reliability.
- (4) The maximum power dissipation is a function of T_{J(MAX)}, θ_{JA}, and T_A. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} T_A)/θ_{JA}.
- (5) Human Body Model is 1.5 kΩ in series with 100 pF.

Operating Ratings

Temperature Range	
LMC660AI	-40°C ≤ T _J ≤ +85°C
LMC660C	0°C ≤ T _J ≤ +70°C
Supply Voltage Range	4.75V to 15.5V
Power Dissipation	See ⁽¹⁾
Thermal Resistance (θ _{JA}) ⁽²⁾	
14-Pin SOIC	115°C/W
14-Pin PDIP	85°C/W

- For operating at elevated temperatures the device must be derated based on the thermal resistance θ_{JA} with P_D = (T_J T_A)/θ_{JA}.
- (2) All numbers apply for packages soldered directly into a PC board.



DC Electrical Characteristics

Unless otherwise specified, all limits ensured for $T_J = 25^{\circ}C$. **Boldface** limits apply at the temperature extremes. $V^+ = 5V$, $V^- = 0V$, $V_{CM} = 1.5V$, $V_O = 2.5V$ and $R_L > 1M\Omega$ unless otherwise specified.

Parameter	Test Conditions	Typ ⁽¹⁾	LMC660AI Limit ⁽¹⁾	LMC660C Limit ⁽¹⁾	Units
Input Offset Voltage		1	3	6	mV
			3.3	6.3	max
Input Offset Voltage Average Drift		1.3			μV/°C
Input Bias Current		0.002			pA
			4	2	max
Input Offset Current		0.001			pA
			2	1	max
Input Resistance		>1			TeraΩ
Common Mode	$0V \le V_{CM} \le 12.0V$	83	70	63	dB
Rejection Ratio	V ⁺ = 15V		68	62	min
Positive Power Supply	5V ≤ V ⁺ ≤ 15V	83	70	63	dB
Rejection Ratio	V _O = 2.5V		68	62	min
Negative Power Supply	0V ≤ V ⁻ ≤ −10V	94	84	74	dB
Rejection Ratio			83	73	min
Input Common-Mode	V ⁺ = 5V & 15V	-0.4	-0.1	-0.1	V
Voltage Range	For CMRR ≥ 50 dB		0	0	max
		V ⁺ - 1.9	V ⁺ - 2.3	V ⁺ - 2.3	V
			V ⁺ - 2.5	V ⁺ - 2.4	min
Large Signal Voltage Gain	$R_L = 2 k\Omega^{(2)}$ Sourcing	2000	440 400	300 200	V/mV min
	Sinking	500	180 120	90 80	V/mV min
	$R_L = 600\Omega^{(2)}$ Sourcing	1000	220 200	150 100	V/mV min
	Sinking	250	100 60	50 40	V/mV min
Output Swing	V ⁺ = 5V	4.87	4.82	4.78	V
	$R_L = 2 k\Omega$ to $V^+/2$		4.79	4.76	min
		0.10	0.15	0.19	V
			0.17	0.21	max
	V ⁺ = 5V	4.61	4.41	4.27	V
	$R_L = 600\Omega$ to $V^+/2$		4.31	4.21	min
		0.30	0.50	0.63	V
			0.56	0.69	max
	V ⁺ = 15V	14.63	14.50	14.37	V
	$R_L = 2 k\Omega$ to $V^+/2$		14.44	14.32	min
		0.26	0.35	0.44	V
			0.40	0.48	max
	V ⁺ = 15V	13.90	13.35	12.92	V
	$R_L = 600\Omega$ to V ⁺ /2		13.15	12.76	min
		0.79	1.16	1.45	V
			1.32	1.58	max

Copyright © 1998–2013, Texas Instruments Incorporated

⁽¹⁾ Typical values represent the most likely parametric norm. Limits are specified by testing or correlation. (2) $V^+ = 15V$, $V_{CM} = 7.5V$ and R_L connected to 7.5V. For Sourcing tests, $7.5V \le V_O \le 11.5V$. For Sinking tests, $2.5V \le V_O \le 7.5V$.



DC Electrical Characteristics (continued)

Unless otherwise specified, all limits ensured for $T_J = 25$ °C. **Boldface** limits apply at the temperature extremes. $V^+ = 5V$, $V^- = 5V$ 0V, V_{CM} = 1.5V, V_{O} = 2.5V and R_{L} > 1M Ω unless otherwise specified.

Parameter	Test Conditions	Typ ⁽¹⁾	LMC660AI Limit ⁽¹⁾	LMC660C Limit ⁽¹⁾	Units
Output Current	Sourcing, V _O = 0V	22	16	13	mA
$V^{+} = 5V$			14	11	min
	Sinking, $V_0 = 5V$	21	16	13	mA
			14	11	min
Output Current	Sourcing, V _O = 0V	40	28	23	mA
V ⁺ = 15V			25	21	min
	Sinking, $V_O = 13V^{(3)}$	39	28	23	mA
			24	20	min
Supply Current	All Four Amplifiers	1.5	2.2	2.7	mA
	V _O = 1.5V		2.6	2.9	max

⁽³⁾ Do not connect output to V⁺ when V⁺ is greater than 13V or reliability may be adversely affected.

AC Electrical Characteristics

Unless otherwise specified, all limits ensured for $T_J = 25$ °C. **Boldface** limits apply at the temperature extremes. $V^+ = 5V$, $V^- = 5V$ 0V, V_{CM} = 1.5V, V_{O} = 2.5V and R_{L} > 1M Ω unless otherwise specified.

Parameter	Test Conditions	Typ ⁽¹⁾	LMC660AI Limit ⁽¹⁾	LMC660C Limit ⁽¹⁾	Units
Slew Rate	See ⁽²⁾	1.1	0.8	0.8	V/µs
			0.6	0.7	min
Gain-Bandwidth Product		1.4			MHz
Phase Margin		50			Deg
Gain Margin		17			dB
Amp-to-Amp Isolation	See ⁽³⁾	130			dB
Input Referred Voltage Noise	F = 1 kHz	22			nV/√ Hz
Input Referred Current Noise	f = 1 kHz	0.0002			pA//√ Hz
Total Harmonic Distortion	$f = 10 \text{ kHz}, A_V = -10$ $R_L = 2 \text{ kΩ}, V_O = 8 \text{ V}_{PP}$ $V^+ = 15V$	0.01			%


Typical values represent the most likely parametric norm. Limits are specified by testing or correlation.


 V^+ = 15V. Connected as Voltage Follower with 10V step input. Number specified is the slower of the positive and negative slew rates. Input referred. V^+ = 15V and R_L = 10 k Ω connected to V^+ /2. Each amp excited in turn with 1 kHz to produce V_O = 13 V_{PP} .





Typical Performance Characteristics


 $V_S = \pm 7.5 V$, $T_A = 25$ °C unless otherwise specified.


















Typical Performance Characteristics (continued)


 $V_S = \pm 7.5 V$, $T_A = 25$ °C unless otherwise specified.








FREQUENCY (Hz)
Figure 11.





Non-Inverting Large Signal Pulse Response





Figure 12.





APPLICATION INFORMATION

AMPLIFIER TOPOLOGY

The topology chosen for the LMC660, shown in Figure 15, is unconventional (compared to general-purpose op amps) in that the traditional unity-gain buffer output stage is not used; instead, the output is taken directly from the output of the integrator, to allow rail-to-rail output swing. Since the buffer traditionally delivers the power to the load, while maintaining high op amp gain and stability, and must withstand shorts to either rail, these tasks now fall to the integrator.

As a result of these demands, the integrator is a compound affair with an embedded gain stage that is doubly fed forward (via C_f and C_{ff}) by a dedicated unity-gain compensation driver. In addition, the output portion of the integrator is a push-pull configuration for delivering heavy loads. While sinking current the whole amplifier path consists of three gain stages with one stage fed forward, whereas while sourcing the path contains four gain stages with two fed forward.




Figure 15. LMC660 Circuit Topology (Each Amplifier)

The large signal voltage gain while sourcing is comparable to traditional bipolar op amps, even with a 600Ω load. The gain while sinking is higher than most CMOS op amps, due to the additional gain stage; however, under heavy load (600Ω) the gain will be reduced as indicated in DC Electrical Characteristics. Avoid resistive loads of less than 500Ω , as they may cause instability.

COMPENSATING INPUT CAPACITANCE

The high input resistance of the LMC660 op amps allows the use of large feedback and source resistor values without losing gain accuracy due to loading. However, the circuit will be especially sensitive to its layout when these large-value resistors are used.

Every amplifier has some capacitance between each input and AC ground, and also some differential capacitance between the inputs. When the feedback network around an amplifier is resistive, this input capacitance (along with any additional capacitance due to circuit board traces, the socket, etc.) and the feedback resistors create a pole in the feedback path. In the following General Operational Amplifier circuit, Figure 16 the frequency of this pole is:

$$fp = \frac{1}{2\pi C_S R_P} \tag{1}$$

where C_S is the total capacitance at the inverting input, including amplifier input capacitance and any stray capacitance from the IC socket (if one is used), circuit board traces, etc., and R_P is the parallel combination of R_F and R_{IN} . This formula, as well as all formulae derived below, apply to inverting and non-inverting op amp configurations.

When the feedback resistors are smaller than a few $k\Omega$, the frequency of the feedback pole will be quite high, since C_S is generally less than 10 pF. If the frequency of the feedback pole is much higher than the "ideal" closed-loop bandwidth (the nominal closed-loop bandwidth in the absence of C_S), the pole will have a negligible effect on stability, as it will add only a small amount of phase shift.

However, if the feedback pole is less than approximately 6 to 10 times the "ideal" $\neg 3$ dB frequency, a feedback capacitor, C_F , should be connected between the output and the inverting input of the op amp. This condition can also be stated in terms of the amplifier's low-frequency noise gain: To maintain stability a feedback capacitor will probably be needed if:



where:

$$\left(\frac{\mathsf{R}_\mathsf{F}}{\mathsf{R}_\mathsf{IN}} + 1\right) \tag{3}$$

is the amplifier's low-frequency noise gain and GBW is the amplifier's gain bandwidth product. An amplifier's low-frequency noise gain is represented by the formula:

$$\left(\frac{\mathsf{R}_\mathsf{F}}{\mathsf{R}_\mathsf{IN}} + 1\right) \tag{4}$$

regardless of whether the amplifier is being used in inverting or non-inverting mode. Note that a feedback capacitor is more likely to be needed when the noise gain is low and/or the feedback resistor is large.

If the above condition is met (indicating a feedback capacitor will probably be needed), and the noise gain is large enough that:

$$\left(\frac{\mathsf{R}_{\mathsf{F}}}{\mathsf{R}_{\mathsf{IN}}} + 1\right) \ge 2\sqrt{\mathsf{GBW} \times \mathsf{R}_{\mathsf{F}} \times \mathsf{C}_{\mathsf{S}}},\tag{5}$$

the following value of feedback capacitor is recommended:

$$C_{\mathsf{F}} = \frac{C_{\mathsf{S}}}{2\left(\frac{\mathsf{R}_{\mathsf{F}}}{\mathsf{R}_{\mathsf{IN}}} + 1\right)} \tag{6}$$

lf


$$\left(\frac{\mathsf{R}_{\mathsf{F}}}{\mathsf{R}_{\mathsf{IN}}} + 1\right) < 2\sqrt{\mathsf{GBW} \times \mathsf{R}_{\mathsf{F}} \times \mathsf{C}_{\mathsf{S}}} \tag{7}$$

the feedback capacitor should be:

$$C_{F} = \sqrt{\frac{C_{S}}{GBW \times R_{F}}} \tag{8}$$

Note that these capacitor values are usually significant smaller than those given by the older, more conservative formula:

$$C_{\mathsf{F}} = \frac{C_{\mathsf{S}}\mathsf{R}_{\mathsf{IN}}}{\mathsf{R}_{\mathsf{F}}} \tag{9}$$



 C_S consists of the amplifier's input capacitance plus any stray capacitance from the circuit board and socket. C_F compensates for the pole caused by C_S and the feedback resistors.

Figure 16. General Operational Amplifier Circuit

Using the smaller capacitors will give much higher bandwidth with little degradation of transient response. It may be necessary in any of the above cases to use a somewhat larger feedback capacitor to allow for unexpected stray capacitance, or to tolerate additional phase shifts in the loop, or excessive capacitive load, or to decrease the noise or bandwidth, or simply because the particular circuit implementation needs more feedback capacitance to be sufficiently stable. For example, a printed circuit board's stray capacitance may be larger or smaller than the breadboard's, so the actual optimum value for C_F may be different from the one estimated using the breadboard. In most cases, the values of C_F should be checked on the actual circuit, starting with the computed value.

Submit Documentation Feedback

Copyright © 1998–2013, Texas Instruments Incorporated



CAPACITIVE LOAD TOLERANCE

Like many other op amps, the LMC660 may oscillate when its applied load appears capacitive. The threshold of oscillation varies both with load and circuit gain. The configuration most sensitive to oscillation is a unity-gain follower. See Typical Performance Characteristics.

The load capacitance interacts with the op amp's output resistance to create an additional pole. If this pole frequency is sufficiently low, it will degrade the op amp's phase margin so that the amplifier is no longer stable at low gains. As shown in Figure 17, the addition of a small resistor (50Ω to 100Ω) in series with the op amp's output, and a capacitor (5 pF to 10 pF) from inverting input to output pins, returns the phase margin to a safe value without interfering with lower-frequency circuit operation. Thus larger values of capacitance can be tolerated without oscillation. Note that in all cases, the output will ring heavily when the load capacitance is near the threshold for oscillation.




Figure 17. Rx, Cx Improve Capacitive Load Tolerance

Capacitive load driving capability is enhanced by using a pull up resistor to V $^+$ (Figure 18). Typically a pull up resistor conducting 500 μ A or more will significantly improve capacitive load responses. The value of the pull up resistor must be determined based on the current sinking capability of the amplifier with respect to the desired output swing. Open loop gain of the amplifier can also be affected by the pull up resistor (see DC Electrical Characteristics).




Figure 18. Compensating for Large Capacitive Loads with a Pull Up Resistor

PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the LMC662, typically less than 0.04 pA, it is essential to have an excellent layout. Fortunately, the techniques for obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC660's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op amp's inputs. See Figure 19. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of $10^{12}\Omega$, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of an input. This would cause a 100 times degradation from the LMC660's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of $10^{11}\Omega$ would cause only 0.05 pA of leakage current, or perhaps a minor (2:1) degradation of the amplifier's performance. See Figure 20a, Figure 20b, and Figure 20c for typical connections of guard rings for standard op amp configurations. If both inputs are active and at high impedance, the guard can be tied to ground and still provide some protection; see Figure 20d.






Figure 19. Example, using the LMC660, of Guard Ring in P.C. Board Layout





Figure 20. Guard Ring Connections



The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See Figure 21.



(Input pins are lifted out of PC board and soldered directly to components. All other pins connected to PC board.)

Figure 21. Air Wiring

BIAS CURRENT TESTING

The test method of Figure 21 is appropriate for bench-testing bias current with reasonable accuracy. To understand its operation, first close switch S2 momentarily. When S2 is opened, then:

$$I_{b}^{-} = \frac{dV_{OUT}}{dt} \times C2. \tag{10}$$




Figure 22. Simple Input Bias Current Test Circuit

A suitable capacitor for C2 would be a 5 pF or 10 pF silver mica, NPO ceramic, or air-dielectric. When determining the magnitude of I_b-, the leakage of the capacitor and socket must be taken into account. Switch S2 should be left shorted most of the time, or else the dielectric absorption of the capacitor C2 could cause errors.

Product Folder Links: LMC660

Similarly, if S1 is shorted momentarily (while leaving S2 shorted):

$$I_b^{+} = \frac{dV_{OUT}}{dt} \times (C1 + C_x)$$
 (11)

where C_x is the stray capacitance at the + input.



TYPICAL SINGLE-SUPPLY APPLICATIONS

 $(V^+ = 5.0 VDC)$

Additional single-supply applications ideas can be found in the LM324 datasheet. The LMC660 is pin-for-pin compatible with the LM324 and offers greater bandwidth and input resistance over the LM324. These features will improve the performance of many existing single-supply applications. Note, however, that the supply voltage range of the LMC660 is smaller than that of the LM324.




Figure 23. Low-Leakage Sample-and-Hold




Figure 24. Instrumentation Amplifier

If
$$R1 = R5$$
, $R3 = R6$, and $R4 = R7$; then

$$\frac{\mathsf{V}_{\mathsf{O}\mathsf{O}\mathsf{I}}}{\mathsf{V}_{\mathsf{IN}}} = \frac{\mathsf{H}\mathsf{2} + \mathsf{2}\mathsf{H}\mathsf{3}}{\mathsf{R}\mathsf{2}} \times \frac{\mathsf{H}\mathsf{3}}{\mathsf{R}\mathsf{3}} \tag{12}$$

∴ $A_V \approx 100$ for circuit shown.

For good CMRR over temperature, low drift resistors should be used. Matching of R3 to R6 and R4 to R7 affect CMRR. Gain may be adjusted through R2. CMRR may be adjusted through R7.




Figure 25. Sine-Wave Oscillator

Oscillator frequency is determined by R1, R2, C1, and C2:



TYPICAL SINGLE-SUPPLY APPLICATIONS (continued)

 $(V^+ = 5.0 VDC)$

fosc = $1/2\pi RC$, where R = R1 = R2 and C = C1 = C2.

This circuit, as shown, oscillates at 2.0 kHz with a peak-to-peak output swing of 4.5V.




Figure 26. 1 Hz Square-Wave Oscillator




Figure 27. Power Amplifier




Figure 28. 10 Hz Bandpass Filter

 $f_O = 10 \text{ Hz}$ Q = 2.1Gain = -8.8




Figure 29. 10 Hz High-Pass Filter

 $\begin{aligned} f_c &= 10 \text{ Hz} \\ d &= 0.895 \end{aligned}$


Gain = 1

2 dB passband ripple



TYPICAL SINGLE-SUPPLY APPLICATIONS (continued)

 $(V^+ = 5.0 VDC)$



 $f_c = 1 Hz$ d = 1.414Gain = 1.57




Figure 31. High Gain Amplifier with Offset Voltage Reduction

Gain = -46.8

Output offset voltage reduced to the level of the input offset voltage of the bottom amplifier (typically 1 mV).



REVISION HISTORY

Cł	hanges from Revision C (March 2013) to Revision D	Pag	ge
•	Changed layout of National Data Sheet to TI format		14

Copyright © 1998–2013, Texas Instruments Incorporated

www.ti.com 26-May-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMC660AIM	NRND	SOIC	D	14	55	Non-RoHS & Green	Call TI	Level-1-235C-UNLIM	-40 to 85	LMC660AIM	
LMC660AIM/NOPB	ACTIVE	SOIC	D	14	55	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LMC660AIM	Samples
LMC660AIMX	NRND	SOIC	D	14	2500	Non-RoHS & Green	Call TI	Level-1-235C-UNLIM	-40 to 85	LMC660AIM	
LMC660AIMX/NOPB	ACTIVE	SOIC	D	14	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LMC660AIM	Samples
LMC660AIN/NOPB	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	Level-1-NA-UNLIM	-40 to 85	LMC660AIN	Samples
LMC660CM	NRND	SOIC	D	14	55	Non-RoHS & Green	Call TI	Level-1-235C-UNLIM	0 to 70	LMC660CM	
LMC660CM/NOPB	ACTIVE	SOIC	D	14	55	RoHS & Green	SN	Level-1-260C-UNLIM	0 to 70	LMC660CM	Samples
LMC660CMX/NOPB	ACTIVE	SOIC	D	14	2500	RoHS & Green	SN	Level-1-260C-UNLIM	0 to 70	LMC660CM	Samples
LMC660CN/NOPB	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	Level-1-NA-UNLIM	0 to 70	LMC660CN	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

www.ti.com 26-May-2023

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Jun-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMC660AIMX	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LMC660AIMX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LMC660CMX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1

www.ti.com 30-Jun-2023



*All dimensions are nominal

Device	Package Type Package Drawing Pi		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMC660AIMX	SOIC	D	14	2500	367.0	367.0	35.0
LMC660AIMX/NOPB	SOIC	D	14	2500	356.0	356.0	35.0
LMC660CMX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Jun-2023

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LMC660AIM	D	SOIC	14	55	495	8	4064	3.05
LMC660AIM	D	SOIC	14	55	495	8	4064	3.05
LMC660AIM/NOPB	D	SOIC	14	55	495	8	4064	3.05
LMC660AIM/NOPB	D	SOIC	14	55	495	8	4064	3.05
LMC660AIN/NOPB	N	PDIP	14	25	502	14	11938	4.32
LMC660CM	D	SOIC	14	55	495	8	4064	3.05
LMC660CM	D	SOIC	14	55	495	8	4064	3.05
LMC660CM/NOPB	D	SOIC	14	55	495	8	4064	3.05
LMC660CM/NOPB	D	SOIC	14	55	495	8	4064	3.05
LMC660CN/NOPB	N	PDIP	14	25	502	14	11938	4.32

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated