

# 5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV ESD PROTECTION

#### **FEATURES**

- ESD Protection for RS-232 I/O Pins
  - ±15-kV Human-Body Model (HBM)
- Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.28 Standards
- Operates at 5-V V<sub>CC</sub> Supply
- Four Drivers and Four Receivers
- · Operates up to 120 kbit/s
- External Capacitors: 4 × 0.1 μF
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

#### **APPLICATIONS**

- Battery-Powered Systems
- PDAs
- Notebooks
- Laptops
- Palmtop PCs
- Hand-Held Equipment

#### **DB OR DW PACKAGE** (TOP VIEW) 24 DOUT3 DOUT2 II 1 DOUT1 12 23 ∏ RIN3 RIN2 3 22 | ROUT3 21 DIN4 ROUT2 4 DIN1 5 20 DOUT4 ROUT1 ∏ 6 19 □ DIN3 18 DIN2 RIN1 [] 7 GND [] 8 17 ROUT4 V<sub>CC</sub> [] 9 16 RIN4 C1+ ¶ 10 15**∏** ∨\_ **[**] 11 14 C2-V+ 13 ∏ C2+

#### **DESCRIPTION**

The MAX208 device consists of four line drivers, four line receivers, and a dual charge-pump circuit with  $\pm 15$ -kV HBM ESD protection pin to pin (serial-port connection pins, including GND). The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 5-V supply. The devices operate at data signaling rates up to 120 kbit/s and a maximum of 30-V/ $\mu$ s driver output slew rate.

#### ORDERING INFORMATION(1)

T <sub>A</sub>	PACK	(AGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC - DW	Tube of 25	MAX208CDW	MAX208C
0°C to 70°C	301C - DVV	Reel of 2000	MAX208CDWR	WAAZUOC
0 0 10 70 0	SSOP – DB	Tube of 60	MAX208CDB	MA208C
	330F - DB	Reel of 2000	MAX208CDBR	WAZUOC
	SOIC - DW	Tube of 25	MAX208IDW	MAY2001
-40°C to 85°C	SOIC - DW	Reel of 2000	MAX208IDWR	MAX208I
-40°C 10 85°C	SSOP – DB	Tube of 60	MAX208IDB	- MB208I
	330F - DB	Reel of 2000	MAX208IDBR	IVIDZUOI

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

<sup>(2)</sup> Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## FUNCTION TABLE EACH DRIVER (1)

INPUT DIN	OUTPUT DOUT
L	Н
Н	L


(1) H = high level, L = low level


## FUNCTION TABLE EACH RECEIVER (1)

INPUT RIN	OUTPUT ROUT
L	Н
Н	L
Open	Н

(1) H = high level, L = low level, Open = input disconnected or connected driver off

#### logic diagram (positive logic)







#### ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

$V_{CC}$	Supply voltage range <sup>(2)</sup>	−0.3 V to 6 V	
V+	Positive charge pump voltage range <sup>(2)</sup>		V <sub>CC</sub> – 0.3 V to 14 V
V-	Negative charge pump voltage range <sup>(2)</sup>		-14 V to 0.3 V
V+ - V-	Supply voltage difference <sup>(2)</sup>	13 V	
	lanut valtana nana	Drivers	-0.3 V to V+ + 0.3 V
VI	Input voltage range	Receivers	±30 V
	Output well-and and an	Drivers	V0.3 V to V+ + 0.3 V
Vo	Output voltage range	Receivers	-0.3 V to V <sub>CC</sub> + 0.3 V
	Short-circuit duration on DOUT		Continuous
0	Declara the small increased as a (3)(4)	DB package	63°C/W
$\theta_{JA}$	Package thermal impedance (3)(4)	DW package	46°C/W
TJ	Operating virtual-junction temperature		150°C
T <sub>stg</sub>	Storage temperature range		−65°C to 150°C

Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltages are with respect to network GND.

#### RECOMMENDED OPERATING CONDITIONS

C1 to C4 = 0.1  $\mu$ F at  $V_{CC}$  = 5 V  $\pm$  0.5 V (see Figure 4)

			MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	4.5	5	5.5	V	
V <sub>IH</sub>	Driver high-level input voltage	DIN	2			V
$V_{IL}$	Driver low-level input voltage	DIN			8.0	V
.,	Driver input voltage	DIN	0		5.5	
VI	Receiver input voltage	-30		30	V	
_		MAX208C	0		70	۰.۵
IA	Operating free-air temperature	-40		85	°C	

#### **ELECTRICAL CHARACTERISTICS**

C1 to C4 = 0.1  $\mu$ F at  $V_{CC}$  = 5 V  $\pm$  0.5 V (see Figure 4), over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{CC}$	Supply current	No load, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$		11	20	mA

Copyright © 2003-2009, Texas Instruments Incorporated

 $<sup>\</sup>label{eq:maximum} \begin{tabular}{ll} Maximum power dissipation is a function of $T_J$(max), $\theta_{JA}$, and $T_A$. The maximum allowable power dissipation at any allowable ambient $T_J$(max), $\theta_{JA}$, and $T_A$.} \end{tabular}$ temperature is  $P_D = (T_J(max) - T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can impact reliability. The package thermal impedance is calculated in accordance with JESD 51-7.



#### **DRIVER SECTION**

#### **ELECTRICAL CHARACTERISTICS**

C1 to C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V (see Figure 4), over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND, DIN = GND	5	9		V
V <sub>OL</sub>	Low-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND, DIN = $V_{CC}$	-5	-9		V
I <sub>IH</sub>	High-level input current	$V_I = V_{CC}$		15	200	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0 V		-15	-200	μΑ
Ios	Short-circuit output current <sup>(1)</sup>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0 V		±10	±60	mA
ro	Output resistance	$V_{CC}$ , V+, and V- = 0 V, $V_{O}$ = ±2 V	300			Ω

<sup>(1)</sup> Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one output should be shorted at a time.

#### **SWITCHING CHARACTERISTICS**

C1 to C4 = 0.1  $\mu$ F at  $V_{CC}$  = 5 V  $\pm$  0.5 V (see Figure 4), over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
	Maximum data rate	$C_L$ = 50 to 1000 pF, One DOUT switching, $R_L$ = 3 k $\Omega$ to 7 k $\Omega$ , See Figure 1	120			kbit/s
t <sub>PLH (D)</sub>	Propagation delay time, low- to high-level output	$C_L$ = 2500 pF, All drivers loaded, $R_L$ = 3 k $\Omega$ , See Figure 1		2		μs
t <sub>PHL (D)</sub>	Propagation delay time, high- to low-level output	$C_L$ = 2500 pF, All drivers loaded, $R_L$ = 3 k $\Omega$ , See Figure 1		2		μs
t <sub>sk(p)</sub>	Pulse skew <sup>(2)</sup>	C <sub>L</sub> = 150 pF to 2500 pF, See Figure 2		300		ns
SR(tr)	Slew rate, transition region (see Figure 1)	$C_L$ = 50 pF to 2500 pF, $R_L$ = 3 k $\Omega$ to 7 k $\Omega$ , $V_{CC}$ = 5 V	3	6	30	V/μs

#### **ESD PROTECTION**

PIN	TEST CONDITIONS	TYP	UNIT
DOUT, RIN	Human-Body Model	±15	kV

 <sup>(1)</sup> All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.
(2) Pulse skew is defined as |t<sub>PLH</sub> - t<sub>PHL</sub>| of each channel of the same device.



#### **RECEIVER SECTION**

#### **ELECTRICAL CHARACTERISTICS**

C1 to C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V (see Figure 4), over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage	$I_{OH} = -1 \text{ mA}$	3.5			V
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 1.6 mA			0.4	V
$V_{IT+}$	Positive-going input threshold voltage	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		1.7	2.4	V
V <sub>IT</sub> _	Negative-going input threshold voltage	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C	0.8	1.2		V
V <sub>hys</sub>	Input hysteresis (V <sub>IT+</sub> – V <sub>IT-</sub> )	V <sub>CC</sub> = 5 V	0.2	0.5	1	V
rį	Input resistance	$V_{I} = \pm 3 \text{ V to } \pm 25 \text{ V}, V_{CC} = 5 \text{ V}, T_{A} = 25^{\circ}\text{C}$	3	5	7	kΩ

#### **SWITCHING CHARACTERISTICS**

C1 to C4 = 0.1  $\mu$ F at  $V_{CC}$  = 5 V  $\pm$  0.5 V (see Figure 4), over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH (R)</sub>	Propagation delay time, low- to high-level output	C <sub>L</sub> = 150 pF	0.5	10	μs
t <sub>PHL (R)</sub>	Propagation delay time, high- to low-level output	C <sub>L</sub> = 150 pF	0.5	10	μs
t <sub>sk(p)</sub>	Pulse skew <sup>(2)</sup>		300		ns

Copyright © 2003-2009, Texas Instruments Incorporated

 <sup>(1)</sup> All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.
(2) Pulse skew is defined as |t<sub>PLH</sub> - t<sub>PHL</sub>| of each channel of the same device.




#### PARAMETER MEASUREMENT INFORMATION




- C<sub>L</sub> includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 120 kbit/s,  $Z_O$  = 50  $\Omega$ , 50% duty cycle,  $t_r$  ≤ 10 ns.

Figure 1. Driver Slew Rate



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 120 kbit/s,  $Z_O$  = 50  $\Omega$ , 50% duty cycle,  $t_r \le$  10 ns.  $t_f \le$  10 ns.

Figure 2. Driver Pulse Skew




- C<sub>L</sub> includes probe and jig capacitance.
- B. The pulse generator has the following characteristics:  $Z_0$  = 50  $\Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.

Figure 3. Receiver Propagation Delay Times



#### **APPLICATION INFORMATION**



- A. Resistor values shown are nominal.
- B. Non-polarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

Figure 4. Typical Operating Circuit and Capacitor Values



#### **Capacitor Selection**

The capacitor type used for C1–C4 is not critical for proper operation. The MAX208 requires 0.1- $\mu$ F capacitors, although capacitors up to 10  $\mu$ F can be used without harm. Ceramic dielectrics are suggested for the 0.1- $\mu$ F capacitors. When using the minimum recommended capacitor values, ensure that the capacitance value does not degrade excessively as the operating temperature varies. If in doubt, use capacitors with a larger (e.g.,  $2\times$ ) nominal value. The capacitors' effective series resistance (ESR), which usually rises at low temperatures, influences the amount of ripple on V+ and V-.

Use larger capacitors (up to 10  $\mu$ F) to reduce the output impedance at V+ and V-.

Bypass  $V_{CC}$  to ground with at least 0.1  $\mu$ F. In applications sensitive to power-supply noise generated by the charge pumps, decouple  $V_{CC}$  to ground with a capacitor the same size as (or larger than) the charge-pump capacitors (C1 to C4).

#### **ESD Protection**

TI MAX208 devices have standard ESD protection structures incorporated on the pins to protect against electrostatic discharges encountered during assembly and handling. In addition, the RS232 bus pins (driver outputs and receiver inputs) of these devices have an extra level of ESD protection. Advanced ESD structures were designed to successfully protect these bus pins against ESD discharge of ±15 kV when powered down.

#### **ESD Test Conditions**

ESD testing is stringently performed by TI, based on various conditions and procedures. Please contact TI for a reliability report that documents test setup, methodology, and results.

#### **Human-Body Model (HBM)**

The HBM of ESD testing is shown in Figure 5, while Figure 6 shows the current waveform that is generated during a discharge into a low impedance. The model consists of a 100-pF capacitor, charged to the ESD voltage of concern and subsequently discharged into the DUT through a  $1.5-k\Omega$  resistor.




Figure 5. HBM ESD Test Circuit






Figure 6. Typical HBM Current Waveform

#### Machine Model (MM)

The MM ESD test applies to all pins using a 200-pF capacitor with no discharge resistance. The purpose of the MM test is to simulate possible ESD conditions that can occur during the handling and assembly processes of manufacturing. In this case, ESD protection is required for all pins, not just RS-232 pins. However, after PC board assembly, the MM test no longer is as pertinent to the RS-232 pins.

Copyright © 2003–2009, Texas Instruments Incorporated

www.ti.com 1-Jun-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
MAX208CDB	LIFEBUY	SSOP	DB	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MA208C	
MAX208CDBR	LIFEBUY	SSOP	DB	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MA208C	
MAX208CDBRG4	LIFEBUY	SSOP	DB	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MA208C	
MAX208CDW	LIFEBUY	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX208C	
MAX208CDWR	LIFEBUY	SOIC	DW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX208C	
MAX208IDB	LIFEBUY	SSOP	DB	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB208I	
MAX208IDBE4	LIFEBUY	SSOP	DB	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB208I	
MAX208IDBG4	LIFEBUY	SSOP	DB	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB208I	
MAX208IDBR	LIFEBUY	SSOP	DB	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB208I	
MAX208IDW	LIFEBUY	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX208I	
MAX208IDWR	LIFEBUY	SOIC	DW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX208I	

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



### **PACKAGE OPTION ADDENDUM**

www.ti.com 1-Jun-2023

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MAX208CDBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
MAX208CDWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
MAX208IDBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
MAX208IDWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

www.ti.com 3-Jun-2022



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MAX208CDBR	SSOP	DB	24	2000	356.0	356.0	35.0
MAX208CDWR	SOIC	DW	24	2000	350.0	350.0	43.0
MAX208IDBR	SSOP	DB	24	2000	356.0	356.0	35.0
MAX208IDWR	SOIC	DW	24	2000	350.0	350.0	43.0

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
MAX208CDB	DB	SSOP	24	60	530	10.5	4000	4.1
MAX208CDW	DW	SOIC	24	25	506.98	12.7	4826	6.6
MAX208IDB	DB	SSOP	24	60	530	10.5	4000	4.1
MAX208IDBE4	DB	SSOP	24	60	530	10.5	4000	4.1
MAX208IDBG4	DB	SSOP	24	60	530	10.5	4000	4.1
MAX208IDW	DW	SOIC	24	25	506.98	12.7	4826	6.6

DW (R-PDSO-G24)

### PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



#### DB (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated