BURR - BROWN®



MPY100

MULTIPLIER-DIVIDER

FEATURES

- LOW COST
- DIFFERENTIAL INPUT
- ACCURACY 100% TESTED AND GUARANTEED
- NO EXTERNAL TRIMMING REQUIRED
- LOW NOISE: 90μVrms, 10Hz to 10kHz
- HIGHLY RELIABLE ONE-CHIP DESIGN
- DIP OR TO-100 TYPE PACKAGE
- WIDE TEMPERATURE OPERATION

APPLICATIONS

- MULTIPLICATION
- DIVISION
- SQUARING
- SQUARE ROOT
- LINEARIZATION
- POWER COMPUTATION
- ANALOG SIGNAL PROCESSING
- ALGEBRAIC COMPUTATION
- TRUE RMS-TO-DC CONVERSION

DESCRIPTION

The MPY100 multiplier-divider is a low cost precision device designed for general purpose application. In addition to four-quadrant multiplication, it also performs analog square root and division without the bother of external amplifiers or potentiometers. Laser-trimmed one-chip design offers the most in highly reliable operation with guaranteed accuracies. Because of the internal reference and pretrimmed accuracies the MPY100 does not have the restrictions of other low cost multipliers. It is available in both TO-100 and DIP ceramic packages.



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706
Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

PDS-412D
Printed in U.S.A. March, 1995

SPECIFICATIONS

At T_A = +25°C and $\pm V_S$ = 15VDC, unless otherwise specified.

PARAMETER	CONDITIONS	MPY100A MIN	MPY100A TYP	MPY100A MAX	MPY100B/C MIN	MPY100B/C TYP	MPY100B/C MAX	MPY100S MIN	MPY100S TYP	MPY100S MAX	UNITS
MULTIPLIER PERFORMANCE											
Transfer Function			$\frac{(X_1 - X_2)(Y_1 - Y_2)}{10} + Z_2$			*/*			*		
Total Error	–10V ≤ X, Y ≤ 10V										
Initial	T_A = +25°C			±2.0			±1.0/0.5			±0.5	% FSR
vs Temperature	–25°C ≤ T_A ≤ +85°C		±0.017	±0.05		±0.008/0.008	±0.02/0.02				% FSR/°C
vs Temperature	–55°C ≤ T_A ≤ +125°C								±0.025	±0.05	% FSR/°C
vs Supply[1]			±0.05			*/*			*		% FSR/%
Individual Errors											
Output Offset											
Initial	T_A = +25°C		±50	±100		±10/7	±50/25		±7	±50	mV
vs Temperature	–25°C ≤ T_A ≤ +85°C		±0.7	±2.0		±0.7/0.3	±2.0/±0.7				mV/°C
vs Temperature	–55°C ≤ T_A ≤ +125°C								±0.3	±0.7	mV/°C
vs Supply[1]			±0.25			*/*			*		mV/%
Scale Factor Error											
Initial	T_A = +25°C		±0.12			*/*			*		% FSR
vs Temperature	–25°C ≤ T_A ≤ +85°C		±0.008			*/*					% FSR/°C
vs Temperature	–55°C ≤ T_A ≤ +125°C								±0.008		% FSR/°C
vs Supply[1]			±0.05			*/*			*		% FSR %
Nonlinearity											
X Input	X = 20Vp-p; Y = ±10VDC		±0.08			*/*			*		% FSR
Y Input	Y = 20Vp-p: X = ±10VDC		±0.08			*/*			*		% FSR
Feedthrough	f = 50Hz										
X Input	X = 20Vp-p; Y = 0		100			30/30			30		mVp-p
Y Input	Y = 20Vp-p; X = 0		6			*/*			*		mVp-p
vs Temperature	–25°C ≤ T_A ≤ +85°C		0.1			*/*					mVp-p/°C
vs Temperature	–55°C ≤ T_A ≤ 125°C								0.1		mVp-p/°C
vs Supply[1]			0.15			*/*			*		mVp-p/%
DIVIDER PERFORMANCE											
Transfer Function	$X_1 > X_2$		$\frac{10(Z_2 - Z_1)}{(X_1 - X_2)} + Y_1$			*/*			*		
Total Error (with external adjustments)	X = 10V										
	–10V ≤ Z ≤ +10V		±1.5			±0.75/0.35			±0.35		% FSR
	X = 1V										
	–1V ≤ Z ≤ +1V		±4.0			±2.0/1.0			±1.0		% FSR
	+0.2V ≤ X ≤ +10V										
	–10V ≤ Z ≤ +10V		±5.0			±2.5/1.0			±1.0		% FSR
SQUARER PERFORMANCE											
Transfer Function			$\frac{(X_1 - X_2)^2}{10} + Z_2$			*/*			*		
Total Error	–10V ≤ X ≤ +10V		±1.2			±0.6/0.3			±0.3		% FSR
SQUARE ROOTER PERFORMANCE											
Transfer Function	$Z_1 < Z_2$		$+\sqrt{10(Z_2 - Z_1) + X_2}$			*/*			*		
Total Error	1V ≤ Z ≤ 10V		±2			±1/0.5			±0.5		% FSR
AC PERFORMANCE											
Small-Signal Bandwidth			550			*/*			*		kHz
% Amplitude Error	Small-Signal		70			*/*			*		kHz
% (0.57°) Vector Error	Small-Signal		5			*/*			*		kHz
Full Power Bandwidth	$\|V_O\|$ = 10V, R_L = 2kΩ		320			*/*			*		kHz
Slew Rate	$\|V_O\|$ = 10V, R_L = 2kΩ		20			*/*			*		V/µs
Settling Time	ε = ±1%, ΔV_O = 20V		2			*/*			*		µs
Overload Recovery	50% Output Overload		0.2			*/*			*		µs
INPUT CHARACTERISTICS											
Input Voltage Range											
Rated Operation		±10			*/*			*			V
Absolute Maximum				$\pm V_{CC}$			*/*			*	V
Input Resistance	X, Y, Z[2]		10			*/*			*		MΩ
Input Bias Current	X, Y, Z		1.4			*/*			*		µA
OUTPUT CHARACTERISTICS											
Rated Output											
Voltage	I_O = ±5mA	±10			*/*			*			V
Current	V_O = ±10V	±5			*/*			*			mA
Output Resistance	f = DC		1.5			*/*			*		Ω

SPECIFICATIONS (CONT)

At T_A = +25°C and $\pm V_S$ = 15VDC, unless otherwise specified.

PARAMETER	CONDITIONS	MPY100A			MPY100B/C			MPY100S			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
OUTPUT NOISE VOLTAGE	X = Y = 0										
f_O = 1Hz			6.2			*/*			*		$\mu V/\sqrt{Hz}$
f_O = 1kHz			0.6			*/*			*		$\mu V/\sqrt{Hz}$
l/f Corner Frequency			110			*/*			*		Hz
f_B = 5Hz to 10kHz			60			*/*			*		µVrms
f_B = 5Hz to 5MHz			1.3			*/*			*		mVrms
POWER SUPPLY REQUIREMENTS											
Rated Voltage			±15			*/*			*		VDC
Operating Range	Derated Performance	±8.5		±20	*/*		*/*	*		*	VDC
Quiescent Current			±5.5			*/*			*		mA
TEMPERATURE RANGE (Ambient)											
Specification		–25		+85	*/*		*/*	–55		+125	°C
Operating Range	Derated Performance	–55		+125	*/*		*/*	*		*	°C
Storage		–65		+150	*/*		*/*	*		*	°C

* Same as MPY100A specification.

/ B/C grades same as MPY100A specification.

NOTES: (1) Includes effects of recommended null pots. (2) Z_2 input resistance is 10MΩ, typical, with V_{OS} pin open. If V_{OS} pin is grounded or used for optional offset adjustment, the Z_2 input resistance may be as low as 25kΩ

PIN CONFIGURATIONS

Top View **DIP**



NOTES: (1) V_{OS} adjustment optional not normally recommended. V_{OS} pin may be left open or grounded. (2) All unused input pins should be grounded.

Top View **TO-100**



NOTES: (1) V_{OS} adjustment optional not normally recommended. V_{OS} pin may be left open or grounded. (2) All unused input pins should be grounded.

ABSOLUTE MAXIMUM RATINGS

Supply	±20VDC
Internal Power Dissipation[1]	500mW
Differential Input Voltage[2]	±40VDC
Input Voltage Range[2]	±20VDC
Storage Temperature Range	–65°C to +150°C
Operating Temperature Range	–55°C to +125°C
Lead Temperature (soldering, 10s)	+300°C
Output Short-circuit Duration[3]	Continuous
Junction Temperature	+150°C

NOTES: (1) Package must be derated on θ_{JC} = 15°C/W and θ_{JA} = 165°C/W for the metal package and θ_{JC} = 35°C/W and θ_{JA} = 220°C/W for the ceramic package. (2) For supply voltages less than ±20VDC, the absolute maximum input voltage is equal to the supply voltage. (3) Short-circuit may be to ground only. Rating applies to +85°C ambient for the metal package and +65°C for the ceramic package.

ORDERING INFORMATION

MODEL	PACKAGE	TEMPERATURE RANGE
MPY100AG	14-Pin Ceramic DIP	–25°C to +85°C
MPY100AM	Metal TO-100	–25°C to +85°C
MPY100BG	14-Pin Ceramic DIP	–25°C to +85°C
MPY100BM	Metal TO-100	–25°C to +85°C
MPY100CG	14-Pin Ceramic DIP	–25°C to +85°C
MPY100CM	Metal TO-100	–25°C to +85°C
MPY100SG	14-Pin Ceramic DIP	–55°C to +125°C
MPY100SM	Metal TO-100	–55°C to +125°C

PACKAGE INFORMATION

MODEL	PACKAGE	PACKAGE DRAWING NUMBER[1]
MPY100AG	14-Pin Ceramic DIP	169
MPY100AM	Metal TO-100	007
MPY100BG	14-Pin Ceramic DIP	169
MPY100BM	Metal TO-100	007
MPY100CG	14-Pin Ceramic DIP	169
MPY100CM	Metal TO-100	007
MPY100SG	14-Pin Ceramic DIP	169
MPY100SM	Metal TO-100	007

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

SIMPLIFIED SCHEMATIC



CONNECTION DIAGRAM



DICE INFORMATION



MPY100 DIE TOPOGRAPHY

PAD	FUNCTION
1	Y_2
2	V_{OS}
3	Z_2
4	X_2
5	X_1
6	V_O
7	Z_1
8	+V
9	–V
10	Y_1

Substrate Bias: –V_{CC}

MECHANICAL INFORMATION

	MILS (0.001")	MILLIMETERS
Die Size	107 x 93 ±5	2.72 x 2.36 ±0.13
Die Thickness	20 ±3	0.51 ±0.08
Min. Pad Size	4 x 4	0.10 x 0.10
Backing		Gold

TYPICAL PERFORMANCE CURVES

At T_A = +25°C and $\pm V_S$ = 15VDC, unless otherwise specified.

TOTAL ERROR vs AMBIENT TEMPERATURE



NONLINEARITY vs FREQUENCY



FEEDTHROUGH vs FREQUENCY



OUTPUT AMPLITUDE vs FREQUENCY



LARGE SIGNAL RESPONSE



INPUT VOLTAGE FOR LINEAR RESPONSE



TYPICAL PERFORMANCE CURVES (CONT)

At T_A = +25°C and $\pm V_S$ = 15VDC, unless otherwise specified.

COMMON-MODE REJECTION vs FREQUENCY



OUTPUT VOLTAGE vs OUTPUT CURRENT



SUPPLY CURRENT vs AMBIENT TEMPERATURE



THEORY OF OPERATION

The MPY100 is a variable transconductance multiplier consisting of three differential voltage-to-current converters, a multiplier core and an output differential amplifier as illustrated in Figure 1.

The basic principle of the transconductance multiplier can be demonstrated by the differential stage in Figure 2.

For small values of the input voltage, V_1, that are much smaller than V_T, the transistor's thermal voltage, the differential output voltage, V_O, is:

$$V_O = g_m R_L V_1$$

The transconductance g_m of the stage is given by:

$$g_m = I_E/V_T$$



FIGURE 1. MPY100 Functional Block Diagram.



FIGURE 2. Basic Differential Stage as a Transconductance Multiplier.

and is modulated by the voltage, V_2, to give

$$g_m \approx V_2/V_T R_E$$

Substituting this into the original equation yields the overall transfer function

$$V_O = g_m R_L V_1 = V_1 V_2 \, (R_L/V_T R_E)$$

which shows the output voltage to be the product of the two input voltages, V_1 and V_2.

Variations in I_E due to V_2 cause a large common-mode voltage swing in the circuit. The errors associated with this common-mode voltage can be eliminated by using two differential stages in parallel and cross-coupling their outputs as shown in Figure 3.



FIGURE 3. Cross-Coupled Differential Stages as a Variable-Transconductance Multiplier.

An analysis of the circuit in Figure 3 shows it to have the same overall transfer function as before:

$$V_O = V_1 V_2 \, (R_L/V_T R_E).$$

For input voltages larger than V_T, the voltage-to-current transfer characteristics of the differential pair Q_1, Q_2 or Q_3 and Q_4 are no longer linear. Instead, their collector currents are related to the applied voltage V_1

$$\frac{I_1}{I_2} = \frac{I_3}{I_4} = e^{\frac{V_1}{V_T}}$$

The resultant nonlinearity can be overcome by developing V_1 logarithmically to exactly cancel the exponential relationship just derived. This is done by diodes D_1 and D_2 in Figure 4.

The emitter degeneration resistors, R_X and R_Y, in Figure 4, provide a linear conversion of the input voltages to differential current, I_X and I_Y, where:

$$I_X = V_X/R_X \text{ and } I_Y = V_Y/R_Y$$

Analysis of Figure 4 shows the voltage V_A to be:

$$V_A = (2R_L/I_1)(I_X I_Y)$$

Since I_X and I_Y are linearly related to the input voltages V_X and V_Y, V_A may also be written:

$$V_A = KV_X V_Y$$

where K is a scale factor. In the MPY100, K is chosen to be 0.1.

The addition of the Z input alters the voltage V_A to:

$$V_A = KV_X V_Y - V_Z$$

Therefore, the output of the MPY100 is:

$$V_O = A[KV_X V_Y - V_Z]$$

where A is the open-loop gain of the output amplifier. Writing this last equation in terms of the separate inputs to the MPY100 gives

$$V_O = A\left[\frac{(X_1 - X_2)(Y_1 - Y_2)}{10} - (Z_1 - Z_2)\right]$$

the transfer function of the MPY100.

WIRING PRECAUTIONS

In order to prevent frequency instability due to lead inductance of the power supply lines, each power supply should be bypassed. This should be done by connecting a 10µF tantalum capacitor in parallel with a 1000pF ceramic capacitor from the $+V_{CC}$ and $-V_{CC}$ pins of the MPY100 to the power supply common. The connection of these capacitors should be as close to the MPY100 as practical.

CAPACITIVE LOADS

Stable operation is maintained with capacitive loads to 1000pF in all modes, except the square root mode for which 50pF is a safe upper limit. Higher capacitive loads can be driven if a 100Ω resistor is connected in series with the MPY100's output.

DEFINITIONS

TOTAL ERROR (Accuracy)

Total error is the actual departure of the multiplier output voltage form the ideal product of its input voltages. It includes the sum of the effects of input and output DC offsets, gain error and nonlinearity.

OUTPUT OFFSET

Output offset is the output voltage when both inputs V_X and V_Y are 0V.

SCALE FACTOR ERROR

Scale factor error is the difference between the actual scale factor and the ideal scale factor.

NONLINEARITY

Nonlinearity is the maximum deviation from a best straightline (curve fitting on input-output graph) expressed as a percent of peak-to-peak full scale output.

FEEDTHROUGH

Feedthrough is the signal at the output for any value of V_X or V_Y within the rated range, when the other input is zero.



FIGURE 4. MPY100 Simplified Circuit Diagram.

SMALL SIGNAL BANDWIDTH

Small signal bandwidth is the frequency at which the output is down 3dB from its low-frequency value for nominal output amplitude of 10% of full scale.

1% AMPLITUDE ERROR

The 1% amplitude error is the frequency the output amplitude is in error by 1%, measured with an output amplitude of 10% of full scale.

1% VECTOR ERROR

The 1% vector error is the frequency at which a phase error of 0.01 radians (0.57°) occurs. This is the most sensitive measure of dynamic error of a multiplier.

TYPICAL APPLICATIONS

MULTIPLICATION

Figure 5 shows the basic connection for four-quadrant multiplication.

The MPY100 meets all of its specifications without trimming. Accuracy can, however be improved over a limited range by nulling the output offset voltage using the 100Ω optional balance potentiometer shown in Figure 5.

AC feedthrough may be reduced to a minimum by applying an external voltage to the X or Y input as shown in Figure 6.

Z_2, the optional summing input, may be used to sum a voltage into the output of the MPY100. If not used, this terminal, as well as the X and Y input terminals, should be grounded. All inputs should be referenced to power supply common.

Figure 7 shows how to achieve a scale factor larger than the nominal 1/10. In this case, the scale factor is unity which makes the transfer function

$$V_O = KV_XV_Y = K(X_1 - X_2)(Y_1 - Y_2); K = \left[\frac{1 + (R_1/R_2)}{10}\right]$$

$$0.1 \le K \le 1$$

This circuit has the disadvantage of increasing the output offset voltage by a factor of 10, which may require the use of the optional balance control as in Figure 1 for some applications. In addition, this connection reduces the small signal bandwidth to about 50kHz.

DIVISION

Figure 8 shows the basic connection for two-quadrant division. This configuration is a multiplier-inverted analog divider, i.e., a multiplier connected in the feedback loop of an operational amplifier. In the case of the MPY100, this operational amplifier is the output amplifier shown in Figure 1.

The divider error with a multiplier-inverted analog divider is approximately:

$$\varepsilon_{DIVIDER} = 10\ \varepsilon_{MULTIPLIER}/(X_1 - X_2)$$

It is obvious from this error equation that divider error becomes excessively large for small values of $X_1 - X_2$. A 10-to-1 denominator range is usually the practical limit. If more accurate division is required over a wide range of denominator voltages, an externally generated voltage may be



FIGURE 5. Multiplier Connection.



FIGURE 6. Optional Trimming Configuration.



FIGURE 7. Connection for Unity Scale Factor.



FIGURE 8. Divider Connection.

applied to the unused X-input (see Optional Trim Configuration). To trim, apply a ramp of +100mV to +1V at 100Hz to both X_1 and Z_1 if X_2 is used for offset adjustment, otherwise reverse the signal polarity and adjust the trim voltage to minimize the variation in the output. An alternative to this procedure would be to use the Burr-Brown DIV100, a precision log-antilog divider.

SQUARING



FIGURE 9. Squarer Connection.

SQUARE ROOT

Figure 10 shows the connection for taking the square root of the voltage V_Z. The diode prevents a latching condition which could occur if the input momentarily changed polarity. This latching condition is not a design flaw in the MPY100, but occurs when a multiplier is connected in the feedback loop of an operational amplifier to perform square root functions.

The load resistance, R_L, must be in the range of $10k\Omega \leq R_L \leq 1M\Omega$. This resistance must be in the circuit as it provides the current necessary to operate the diode.

PERCENTAGE COMPUTATION

The circuit of Figure 11 has a sensitivity of 1V/% and is capable of measuring 10% deviations. Wider deviation can be measured by decreasing the ratio of R_2/R_1.

BRIDGE LINEARIZATION

The use of the MPY100 to linearize the output from a bridge circuit makes the output V_O independent of the bridge supply voltage. See Figure 12.

TRUE RMS-TO-DC CONVERSION

The rms-to-DC conversion circuit of Figure 13 gives greater accuracy and bandwidth but with less dynamic range than most rms-to-DC converters.

SINE FUNCTION GENERATOR

The circuit in Figure 14 uses implicit feedback to implement the following sine function approximation:

$$V_O = (1.5715V_1 - 0.004317V_1^3)/(1 + 0.001398V_1^2)$$
$$= 10 \sin (9V_1)$$

MORE CIRCUITS

The theory and procedures for developing virtually any function generator or linearization circuit can be found in the Burr-Brown/McGraw Hill book "FUNCTION CIRCUITS - Design and Applications."



FIGURE 10. Square Root Connection.



FIGURE 11. Percentage Computation.



NOTE: V should be as large as possible to minimize divider errors. But $V \leq [10 + (20R/\Delta R)]$ to keep V_2 within the input voltage limits of the MPY100.

FIGURE 12. Bridge Linearization.



FIGURE 13. True RMS-to-DC Conversion.



FIGURE 14. Sine Function Generator



FIGURE 15. Single-Phase Instantaneous and Real Power Measurement.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
MPY100AG	NRND	CDIP SB	JD	14	1	RoHS & Green	Call TI	N / A for Pkg Type		MPY100AG	
MPY100BG	NRND	CDIP SB	JD	14	1	RoHS & Green	Call TI	N / A for Pkg Type		MPY100BG	
MPY100CG	NRND	CDIP SB	JD	14	1	RoHS & Green	Call TI	N / A for Pkg Type		MPY100CG	

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
MPY100AG	JD	CDIP SB	14	1	506.98	15.24	12290	NA
MPY100BG	JD	CDIP SB	14	1	506.98	15.24	12290	NA
MPY100CG	JD	CDIP SB	14	1	506.98	15.24	12290	NA

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265