ZHCSBH7A - AUGUST 2013-REVISED AUGUST 2013





1.1nV/√Hz噪声、低功耗、精密运算放大器

查询样品: OPA2211-HT

特性

- 低电压噪声: 1kHz 时为 1.1nV/√Hz
- 输入电压噪声:
- 80nV_{PP}(0.1Hz 至 10Hz)
- 总谐波失真 (THD)+N: -136dB (G=1, f=1kHz)
- 偏移电压: 350µV (最大值)
- 偏移电压漂移: 0.35μV/°C(典型值)
- 低电源电流:每通道 6mA(最大值)
- 单位增益稳定
- 增益带宽产品:

80MHz (G= 100) 45MHz (G= 1)

- 转换速率: 27V/μs
- 16 位稳定时间: 700ns
- 宽电源范围:±2.25V 至 ±18V,或者 4.5V 至 36V
- 轨至轨输出
- 输出电流: 30 mA

应用范围

- 潜孔打钻
- 高温环境

支持极端温度环境下的应用

- 受控基线
- 一个组装/测试场所
- 一个制造场所
- 可在极端温度范围内 (-55°C/150°C) 工作 (1)
- 延长的产品生命周期
- 延长的产品变更通知
- 产品可追溯性
- 德州仪器 (**TI**) 高温产品利用高度优化的硅(芯片)解决方案,此解决方案对设计和制造工艺进行了提升以在拓展的温度范围内大大地提高性能。
- (1) 可定制工作温度范围

说明

OPA2211 精密运算放大器用一个电流只有 3.6mA 的电源电流实现极低 1.1nV/√Hz噪声密度。 这个器件还提供轨到轨输出摆幅,这大大增加了动态范围。

OPA2211 的极低电压和低电流噪声、高速度、和宽输出摆幅使得这些器件成为锁相环 (PLL) 应用中环路滤波放大器的理想选择。

在精准数据采集应用中,OPA2211 在整个 10V 输出摆幅内实现 16 位精度所需的稳定时间为 700ns。 这个交流性能,与温度范围内只有 240uV 的偏移和

0.35µV/℃ 的漂移组合在一起,使得 OPA2211 成为驱动高精度 16 位模数转换器 (ADC)或者缓冲高分辨率数模转换器 (DAC)输出的理想选择。

OPA2211 可在 ±2.25V 至 ±18V 的宽双电源范围,或者 4.5V 至 36V 的单电源范围内运行。

这个运算放大器的额定温度范围 T_A= -55°C 至 150°C。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.






Table 1. ORDERING INFORMATION(1)

T _J	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
−55°C to 150°C	PWP	OPA2211SPWP	OP2211S		

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range (unless otherwise noted).

			VALUE	UNIT
Supply Voltage	Vs	$V_S = (V+) - (V-)$ 40		V
Input Voltage		(V-) - 0.5 to $(V+) + 0.5$	V	
Input Current (Any	pin except power-supply pins)		±10 mA	
Output Short-Circu	uit ⁽²⁾	Continuous		
Storage Temperat	ure, (T _S)		−65 to +165 °C	
Junction Tempera	ture, (T _J)		−55 to +165	°C
500 D #	Human Body Model (HBM)		3000	V
ESD Ratings	Charged Device Model (CDM)		1000	V

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

(2) Short-circuit to $V_S/2$ (ground in symmetrical dual supply setups), one amplifier per package.

www.ti.com.cn


THERMAL INFORMATION

		OPA2211-HT	
	THERMAL METRIC ⁽¹⁾	PWP	UNITS
	Junction-to-ambient thermal resistance ⁽²⁾ Junction-to-case (top) thermal resistance ⁽³⁾ Junction-to-board thermal resistance ⁽⁴⁾ Junction-to-top characterization parameter ⁽⁵⁾ Junction-to-board characterization parameter ⁽⁶⁾	20 PINS	
θ_{JA}	Junction-to-ambient thermal resistance (2)	41.2	
θ_{JCtop}	Junction-to-case (top) thermal resistance ⁽³⁾	21.4	
θ _{JB}	Junction-to-board thermal resistance (4)	23.9	00/14/
Ψлт	Junction-to-top characterization parameter ⁽⁵⁾	1.1	°C/W
ΨЈВ	Junction-to-board characterization parameter ⁽⁶⁾	23.7	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance (7)	1.1	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



PIN CONFIGURATION



www.ti.com.cn

ELECTRICAL CHARACTERISTICS: V_s = ±2.25V to ±18V

BOLDFACE limits apply over the specified temperature range, $T_J = -55^{\circ}\text{C}$ to +150°C. At $T_J = +25^{\circ}\text{C}$, $R_L = 10\text{k}\Omega$ connected to midsupply, $V_{CM} = V_{OUT} =$ midsupply, unless otherwise noted.

			;	Standard Grade OPA2211		
PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
Input Offset Voltage	Vos	$V_S = \pm 15V$		±50	±175	μV
Over Temperature					±350	μV
Drift	dV _{os} /dT			0.35		μV/°C
vs Power Supply	PSRR	$V_S = \pm 2.25 V$ to $\pm 18 V$		0.1	1	μV/V
Over Temperature					3	μV/V
INPUT BIAS CURRENT						
Input Bias Current	I _B	$V_{CM} = 0V$		±60	±215	nA
Over Temperature					±350	nA
Offset Current	I _{os}	$V_{CM} = 0V$		±25	±120	nA
Over Temperature					±200	nA
NOISE						
Input Voltage Noise	\mathbf{e}_{n}	f = 0.1Hz to 10Hz		80		nV_{PP}
nput Voltage Noise Density		f = 10Hz		2		nV/√Hz
		f = 100Hz		1.4		nV/√Hz
		f = 1kHz		1.1		nV/√Hz
nput Current Noise Density	In	f = 10Hz		3.2		pA/√Hz
		f = 1kHz		1.7		pA/√Hz
NPUT VOLTAGE RANGE						
Common-Mode Voltage Range ⁽¹⁾	V _{CM}	V _S ≥ ±5V	(V-) + 1.8		(V+) - 1.4	V
		V _S < ±5V	(V-) + 2		(V+) - 1.4	V
Common-Mode Rejection Ratio	CMRR	$V_S \ge \pm 5V$, $(V-) + 2V \le V_{CM} \le (V+) - 2V$	114	120		dB
		$V_S < \pm 5V$, $(V-) + 2V \le V_{CM} \le (V+) - 2V$	106	120		dB
NPUT IMPEDANCE						
Differential				20k 8		Ω pF
Common-Mode				10 ⁹ 2		Ω pF
OPEN-LOOP GAIN						
Open-Loop Voltage Gain	A _{OL}	$(V-) + 0.2V \le V_0 \le (V+) - 0.2V,$ $R_L = 10k\Omega$	114	130		dB
	A _{OL}	$(V-) + 0.6V \le V_0 \le (V+) - 0.6V,$ $R_L = 600\Omega$	110	114		dB
Over Temperature	A _{OL}	$(V-) + 0.6V \le V_0 \le (V+) - 0.6V,$ $I_0 \le 15mA$	100			dB
FREQUENCY RESPONSE						
Gain-Bandwidth Product	GBW	G = 100 G = 1		80 45		MHz MHz
Slew Rate	SR	5 – 1		27		V/µs
Settling Time, 0.01%		$V_S = \pm 15V, G = -1, 10V Step, C_L = 100pF$		400		· ·
0.0015% (16-bit)	t _S	$V_S = \pm 15V$, $G = -1$, 10V Step, $C_L = 100pF$ $V_S = \pm 15V$, $G = -1$, 10V Step, $C_L = 100pF$		700		ns ns
Overload Recovery Time		$v_S = \pm 15v$, $G = -1$, 10v Step, $C_L = 100pr$ $G = -10$		500		
Total Harmonic Distortion + Noise	THD+N	G = +1, $f = 1kHz$,		0.000015		ns %
		$V_O = 3V_{RMS}, R_L = 600\Omega$		1	1	

⁽¹⁾ The OPA2211-HT is not intended to be used as a comparator due to its limited differential input range capability. Refer to the INPUT PROTECTION section of this data sheet.




ELECTRICAL CHARACTERISTICS: V_s = ±2.25V to ±18V (continued)

BOLDFACE limits apply over the specified temperature range, $T_J = -55$ °C to +150°C.

At $T_J = +25$ °C, $R_L = 10$ k Ω connected to midsupply, $V_{CM} = V_{OUT} =$ midsupply, unless otherwise noted.

			,				
PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT	
OUTPUT							
Voltage Output	\mathbf{v}_{out}	$R_L = 10k\Omega$, $A_{OL} \ge 114dB$	(V-) + 0.2		(V+) - 0.2	V	
		$R_L = 600\Omega$, $A_{OL} \ge 110dB$	(V-) + 0.6		(V+) - 0.6	V	
		$I_O < 15$ mA, $A_{OL} \ge 100$ dB	(V-) + 0.6		(V+) - 0.6	V	
Short-Circuit Current	I _{SC}			+30/-45		mA	
Capacitive Load Drive	C_{LOAD}		See T	ypical Character	pF		
Open-Loop Output Impedance	Zo	f = 1MHz		5		Ω	
POWER SUPPLY							
Specified Voltage	Vs		±2.25		±18	V	
Quiescent Current (per channel)	IQ	$I_{OUT} = 0A$		3.6	4.5	mA	
Over Temperature					6	mA	
TEMPERATURE RANGE							
Specified Range		T_A	-55		+150	°C	
Operating Range		T_A	-55		+150	°C	




- (1) See Datasheet for Absolute Maximum and Minimum Recommended Operating Conditions.
- (2) Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).
- (3) The predicted operating lifetime vs. junction temperature is based on reliability modeling and available qualification data.
- (4) Device is qualified for 1000 hour operation at 150°C. Device is functional at 175°C, but at reduced operating life.

Figure 1. OPA2211-HT Wirebond Life Derating Chart



TYPICAL CHARACTERISTICS

At $T_A = +25$ °C, $V_S = \pm 18$ V, and $R_L = 10$ k Ω , unless otherwise noted.







Figure 3.






Figure 5.







Figure 6.





At T_A = +25°C, V_S = ±18V, and R_L = 10k Ω , unless otherwise noted.














At T_A = +25°C, V_S = ±18V, and R_L = 10k Ω , unless otherwise noted. OFFSET VOLTAGE PRODUCTION DISTRIBUTION



Offset Voltage (μ V) Figure 12.








Figure 13.
















At T_A = +25°C, V_S = ±18V, and R_L = 10k Ω , unless otherwise noted.

















At T_A = +25°C, V_S = ±18V, and R_L = 10k Ω , unless otherwise noted.



SMALL-SIGNAL STEP RESPONSE (100mV)






Figure 25.

SMALL-SIGNAL STEP RESPONSE (100mV)



Time (0.1µs/div) **Figure 26.**

SMALL-SIGNAL STEP RESPONSE (100mV)



Time (0.1µs/div) **Figure 27.**

SMALL-SIGNAL STEP RESPONSE (100mV)




Figure 28.







Figure 29.





At $T_A = +25$ °C, $V_S = \pm 18$ V, and $R_L = 10$ k Ω , unless otherwise noted.















Figure 35.



At T_A = +25°C, V_S = ±18V, and R_L = 10k Ω , unless otherwise noted. NEGATIVE OVERLOAD RECOVERY



Time (0.5µs/div) **Figure 36.**





Figure 37.






Figure 39.



APPLICATION INFORMATION

The OPA2211 is a unity-gain stable, precision op amp with very low noise. Applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases, 0.1µF capacitors are adequate. Figure 40 shows a simplified schematic of the OPA2211. This die uses a SiGe bipolar process and contains 180 transistors.

OPERATING VOLTAGE

OPA2211 series op amps operate from ±2.25V to ±18V supplies while maintaining excellent performance. The OPA2211 series can operate with as little as +4.5V between the supplies and with up to +36V between the supplies. However, some applications do not require equal positive and

negative output voltage swing. With the OPA2211 series, power-supply voltages do not need to be equal. For example, the positive supply could be set to +25V with the negative supply at -5V or viceversa.

The common-mode voltage must be maintained within the specified range. In addition, key parameters are assured over the specified temperature range, $T_{\rm J} = -55^{\circ}{\rm C}$ to +150°C. Parameters that vary significantly with operating voltage or temperature are shown in the Typical Characteristics.




Figure 40. OPA2211 Simplified Schematic



INPUT PROTECTION

The input terminals of the OPA2211 are protected from excessive differential voltage with back-to-back diodes, as shown in Figure 41. In most circuit applications, the input protection circuitry has no consequence. However, in low-gain or G = 1 circuits, fast ramping input signals can forward bias these diodes because the output of the amplifier cannot respond rapidly enough to the input ramp. This effect illustrated in Figure 31 of the Typical Characteristics. If the input signal is fast enough to create this forward bias condition, the input signal current must be limited to 10mA or less. If the input signal current is not inherently limited, an input series resistor can be used to limit the signal input current. This input series resistor degrades the low-noise performance of the OPA2211, and is discussed in the Noise Performance section of this data sheet. Figure 41 shows an example implementing a currentlimiting feedback resistor.




Figure 41. Pulsed Operation

NOISE PERFORMANCE

Figure 42 shows total circuit noise for varying source impedances with the op amp in a unity-gain configuration (no feedback resistor network, and therefore no additional noise contributions). Two different op amps are shown with total circuit noise calculated. The OPA2211 has very low voltage noise. making it ideal for low source impedances (less than $2k\Omega$). A similar precision op amp, the OPA227, has somewhat higher voltage noise but lower current noise. It provides excellent noise performance at moderate source impedance ($10k\Omega$ to $100k\Omega$). Above $100k\Omega$, a FET-input op amp such as the OPA132 (very low current noise) may provide improved performance. The equation in Figure 42 is shown for the calculation of the total circuit noise. Note that $e_n =$ voltage noise, I_n = current noise, R_S = source impedance, k = Boltzmann's constant = 1.38×10^{-23} J/K, and T is temperature in K.




Figure 42. Noise Performance of the OPA2211 and OPA227 in Unity-Gain Buffer Configuration

BASIC NOISE CALCULATIONS

Design of low-noise op amp circuits requires careful consideration of a variety of possible noise contributors: noise from the signal source, noise generated in the op amp, and noise from the feedback network resistors. The total noise of the circuit is the root-sum-square combination of all noise components.

The resistive portion of the source impedance produces thermal noise proportional to the square root of the resistance. This function is plotted in Figure 42. The source impedance is usually fixed; consequently, select the op amp and the feedback resistors to minimize the respective contributions to the total noise.

Figure 42 depicts total noise for varying source impedances with the op amp in a unity-gain configuration (no feedback resistor network, and therefore no additional noise contributions). The operational amplifier itself contributes both a voltage noise component and a current noise component. The voltage noise is commonly modeled as a timevarying component of the offset voltage. The current noise is modeled as the time-varying component of the input bias current and reacts with the source resistance to create a voltage component of noise. Therefore, the lowest noise op amp for a given application depends on the source impedance. For low source impedance, current noise is negligible and voltage noise generally dominates. For high source impedance, current noise may dominate.



illustrates both inverting and noninverting op amp circuit configurations with gain. In circuit configurations with gain, the feedback network resistors also contribute noise. The current noise of the op amp reacts with the feedback resistors to create additional noise components. The feedback resistor values can generally be chosen to make these noise sources negligible. The equations for total noise are shown for both configurations.

TOTAL HARMONIC DISTORTION MEASUREMENTS

OPA2211 series op amps have excellent distortion characteristics. THD + Noise is below 0.0001% (G = +1, $V_O = 3V_{RMS}$) throughout the audio frequency range, 20Hz to 20kHz, with a 600 Ω load.

The distortion produced by OPA2211 series op amps is below the measurement limit of many commercially available distortion analyzers. However, a special test circuit illustrated in can be used to extend the measurement capabilities.

ELECTRICAL OVERSTRESS

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

It is helpful to have a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event. Figure 43 illustrates the ESD circuits contained in the OPA2211 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where they meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.

Op amp distortion can be considered an internal error source that can be referred to the input. shows a circuit that causes the op amp distortion to be 101 times greater than that normally produced by the op amp. The addition of R_3 to the otherwise standard noninverting amplifier configuration alters the feedback factor or noise gain of the circuit. The closed-loop gain is unchanged, but the feedback available for error correction is reduced by a factor of 101, thus extending the resolution by 101. Note that the input signal and load applied to the op amp are the same as with conventional feedback without R_3 . The value of R_3 should be kept small to minimize its effect on the distortion measurements.


Validity of this technique can be verified by duplicating measurements at high gain and/or high frequency where the distortion is within the measurement capability of the test equipment. Measurements for this data sheet were made with an Audio Precision System Two distortion/noise analyzer, which greatly simplifies such repetitive measurements. The measurement technique can, however, be performed with manual distortion measurement instruments.

An ESD event produces a short duration, high-voltage pulse that is transformed into a short duration, high-current pulse as it discharges through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent it from being damaged. The energy absorbed by the protection circuitry is then dissipated as heat.

When an ESD voltage develops across two or more of the amplifier device pins, current flows through one or more of the steering diodes. Depending on the path that the current takes, the absorption device may activate. The absorption device has a trigger, or threshold voltage, that is above the normal operating voltage of the OPA2211 but below the device breakdown voltage level. Once this threshold is exceeded, the absorption device quickly activates and clamps the voltage across the supply rails to a safe level.

When the operational amplifier connects into a circuit such as that illustrated in Figure 43, the ESD protection components are intended to remain inactive and not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. Should this condition occur, there is a risk that some of the internal ESD protection circuits may be biased on, and conduct current. Any such current flow occurs through steering diode paths and rarely involves the absorption device.





(1) $V_{IN} = +V_S + 500 \text{mV}$.

Figure 43. Equivalent Internal ESD Circuitry and Its Relation to a Typical Circuit Application

Figure 43 depicts a specific example where the input voltage, V_{IN} , exceeds the positive supply voltage $(+V_S)$ by 500mV or more. Much of what happens in the circuit depends on the supply characteristics. If $+V_S$ can sink the current, one of the upper input steering diodes conducts and directs current to $+V_S$. Excessively high current levels can flow with increasingly higher V_{IN} . As a result, the datasheet specifications recommend that applications limit the input current to 10mA.

If the supply is not capable of sinking the current, V_{IN} may begin sourcing current to the operational amplifier, and then take over as the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the operational amplifier absolute maximum ratings. In extreme but rare cases, the absorption device triggers on while $+V_S$ and $-V_S$ are applied. If this event happens, a

direct current path is established between the $+V_S$ and $-V_S$ supplies. The power dissipation of the absorption device is quickly exceeded, and the extreme internal heating destroys the operational amplifier.

Another common question involves what happens to the amplifier if an input signal is applied to the input while the power supplies $+V_S$ and/or $-V_S$ are at 0V. Again, it depends on the supply characteristic while at 0V, or at a level below the input signal amplitude. If the supplies appear as high impedance, then the operational amplifier supply current may be supplied by the input source via the current steering diodes. This state is not a normal bias condition; the amplifier most likely will not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current, and any resistance in the input path.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
OPA2211SPWP	ACTIVE	HTSSOP	PWP	20	70	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 150	OP2211S	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
OPA2211SPWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5

PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PWP (R-PDSO-G20) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-18/AO 01/16

NOTE: A. All linear dimensions are in millimeters


🛕 Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司