SLLS093D - OCTOBER 1972 - REVISED APRIL 1998

- Single 5-V Supply
- Differential Line Operation
- Dual Channels
- TTL Compatibility
- Short-Circuit Protection of Outputs
- Output Clamp Diodes to Terminate Line Transients
- High-Current Outputs
- Quad Inputs
- Single-Ended or Differential AND/NAND Outputs
- Designed for Use With Dual Differential Drivers SN55182 and SN75182
- Designed to Be Interchangeable With National Semiconductor DS7830 and DS8830

description

The DS8830, SN55183, and SN75183 dual differential line drivers are designed to provide differential output signals with high current capability for driving balanced lines, such as twisted pair, at normal line impedances without high power dissipation. These devices can be used as TTL expander/phase splitters, because the output stages are similar to TTL totem-pole outputs.

SN55183 SN75183 DS883	DO 0N	R N P PACI	ACK	AGE
1A [1B [1C [1D [1Y [1Z [GND [(TOP V 1 2 3 4 5	IEW) 14 13 12 11 10	V _{CC} 2D 2C 2B 2A 2Y 2Z	
SN5518	3FI (TOP V 2 ⊈ 2	IEW)	KAG	E
1C 4 NC 5 1D 6 NC 7 1Y 8		20 1	18 L 17 L 16 L 15 L 14 L	2C NC 2B NC 2A

CNIEFAOD

NC – No internal connection

1Z GND

THE DS8830 AND SN55183 ARE NOT RECOMMENDED FOR NEW DESIGNS

22 NC

The driver is of monolithic single-chip construction, and both halves of the dual circuits use common power supply and ground terminals.

The SN55183 is characterized for operation over the full military temperature range of –55°C to 125°C. The DS8830 and SN75183 are characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated


SLLS093D - OCTOBER 1972 - REVISED APRIL 1998

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, and W packages.

logic diagram (positive logic)




Pin numbers shown are for the D, J, N, and W packages.



SLLS093D - OCTOBER 1972 - REVISED APRIL 1998

schematic (each driver)



Resistor values shown are nominal. Pin numbers shown are for the D, J, N, and W packages.



SLLS093D - OCTOBER 1972 - REVISED APRIL 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground terminal.

2. Not more than one output should be shorted to ground at any one time.

	DISSIPATION RATING TABLE										
PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING							
D	950 mW	7.6 mW/°C	608 mW	-							
FK‡	1375 mW	11.0 mW/°C	880 mW	275 mW							
J‡	1375 mW	11.0 mW/°C	880 mW	275 mW							
N	1150 mW	9.2 mW/°C	736 mW	-							
w‡	1000 mW	8.0 mW/°C	640 mW	200 mW							

[‡] In the FK, J, and W packages, SN55183 chips are alloy mounted and SN75183 chips are glass mounted.

recommended operating conditions

	S	SN55183		 5	UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level input voltage, VIH	2			2			V
Low-level input voltage, VIL			0.8			0.8	V
High-level output current, IOH			-40			-40	mA
Low-level output current, I _{OL}			40			40	mA
Operating free-air temperature, T _A	-55		125	0		70	°C



SLLS093D - OCTOBER 1972 - REVISED APRIL 1998

electrical characteristics over recommended ranges of V_{CC} and operating free-air temperature (unless otherwise noted)

	PARAMETER		ТІ	EST CONDITIONS		MIN	TYP [†]	MAX	UNIT
Vou	High-level output voltage	Y (AND) outputs	VIH = 2 V	I _{OH} = -0.8 mA		2.4			V
Vон	r ligh-level output voltage	T (AND) Outputs	VIH = 2 V	I _{OH} = -40 mA		1.8	3.3		v
VOL	Low-level output voltage	Y (AND) outputs	VIL = 0.8 V	I _{OL} = 32 mA			0.2		V
VOL		T (AND) Outputs	VIL = 0.0 V	I _{OL} = 40 mA			0.22	0.4	v
Vou	High-level output voltage	Z (NAND) outputs	V _{II} = 0.8 V	I _{OH} = -0.8 mA		2.4			V
Vон	r ligh-level output voltage		VIL = 0.0 V	I _{OH} = -40 mA		1.8	3.3		v
Vei	Low-level output voltage	Z (NAND) outputs	VIH = 2 V	I _{OL} = 32 mA			0.2		V
VOL			VIH = 2 V	I _{OL} = 40 mA			0.22	0.4	v
Ιн	High-level input current		VIH = 2.4 V					120	μΑ
Ц	Input current at maximum	input voltage	V _{IH} = 5.5 V					2	mA
IIL	IIL Low-level input current							-4.8	mA
los	IOS Short-circuit output current [‡]			T _A =125°C§		-40	-100	-120	mA
ICC				All inputs at 5 V,	No load		10	18	mA


[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. [‡] Not more than one output should be shorted to ground at a time, and duration of the short circuit should not exceed one second. \$ T_A = 125°C is applicable to SN55183 only.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low- to high-level Y output	AND gates	C _L = 15 pF, See Flgure 1(a)		8	12	ns
^t PHL	Propagation delay time, high- to low-level Y output	AND gates	C _L = 15 pF, See Flgure 1(a)		12	18	ns
^t PLH	Propagation delay time, low- to high-level Z output	NAND gates	C _L = 15 pF, See Flgure 1(a)		6	12	ns
^t PHL	Propagation delay time, high- to low-level Z output	NAND gates	C _L = 15 pF, See Flgure 1(a)		6	8	ns
^t PLH	Propagation delay time, ^t PLH low- to high-level differential output		spect to Z output, eries with 5000 pF,		9	16	ns
^t PHL	Propagation delay time, high- to low-level differential output		spect to Z output, eries with 5000 pF,		8	16	ns




SLLS093D - OCTOBER 1972 - REVISED APRIL 1998




PARAMETER MEASUREMENT INFORMATION

- NOTES: A. The pulse generators have the following characteristics: $Z_O = 50 \ \Omega$, $t_r \le 10 \ ns$, $t_f \le 10 \ ns$, $t_W = 0.5 \ \mu s$, PRR $\le 1 \ MHz$. B. CL includes probe and jig capacitance.
 - C. Waveforms are monitored on an oscilloscope with $r_i \ge 1 M\Omega$.





SLLS093D - OCTOBER 1972 - REVISED APRIL 1998




TYPICAL CHARACTERISTICS[†]

[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



SLLS093D - OCTOBER 1972 - REVISED APRIL 1998




TYPICAL CHARACTERISTICS[†]

[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



SLLS093D - OCTOBER 1972 - REVISED APRIL 1998

APPLICATION INFORMATION



NOTES: A. When the inputs are open circuited, the output is high. A capacitor may be used for dc isolation of the line-terminating resistor. At the frequency of operation, the impedance of the capacitor should be relatively small.

Example: let f = 5 MHz
C = 0.002
$$\mu$$
F

$$Z_{(circuit)} = \frac{1}{2\pi fC} = \frac{1}{2\pi (5 \times 10^6)(0.002 \times 10^{-6})}$$

$$Z_{(circuit)} \approx 16\Omega$$

B. Use of a capacitor to control response time is optional.

Figure 8. Transmission of Digital Data Over Twisted-Pair Line





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-7900901VCA	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-7900901VC A SNV55183J	Samples
7900901CA	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7900901CA SNJ55183J	Samples
SN55183J	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN55183J	Samples
SN75183D	LIFEBUY	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75183	
SN75183N	LIFEBUY	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75183N	
SN75183NE4	LIFEBUY	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75183N	
SN75183NSR	LIFEBUY	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75183	
SNJ55183J	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7900901CA SNJ55183J	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN55183, SN55183-SP, SN75183 :

- Catalog : SN75183, SN55183
- Military : SN55183
- Space : SN55183-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nomina	ıl
----------------------------	----

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75183NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75183NSR	SO	NS	14	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN75183D	D	SOIC	14	50	506.6	8	3940	4.32
SN75183N	N	PDIP	14	25	506	13.97	11230	4.32
SN75183NE4	N	PDIP	14	25	506	13.97	11230	4.32

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



J0014A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated