











SN65HVD01

ZHCSBS4F - JULY 2013-REVISED AUGUST 2014

SN65HVD01 3.3V RS-485, 具有灵活 I/O 电源和可选速度

特性

- 超过 TIA-485 标准的要求
- 针对数据和使能信号的 1.65V 至 3.6V 电源
- 针对总线信号的 3V 至 3.6V 电源
- SLR 引脚可选数据速率: 250ksps 或 20Mbps
- 1/8 单位负载在一条总线上支持多达 256 个节点
- 小型 3mm x 3mm 小外形尺寸无引线 (SON) 封装
- 故障安全接收器(总线开路、总线短接、总线闲
- 运行温度范围: -40°C 至 125°C
- 总线引脚保护大于:
 - ±15kV 人体模型 (HBM) 保护
 - ±16kV IEC61000-4-2 接触放电
 - ±16kV IEC61000-4-2 空气放电
 - 4kV IEC61000-4-4 快速瞬态突发

2 应用范围

- 电信基础设施
- 高速数据链路
- 低压 µC 通信


3 说明

SN65HVD01 是一款低功耗, 250ksps 或 20Mbps 数 据速率可选 RS-485 收发器, 此收发器采用 1.65V 至 3.6V 电源用于数据和使能信号,而针对总线信号采用 一个 3.3V ± 10% 电源。 此器件被设计用于要求同 步(并行收发器)信号时序的应用。 片上瞬态抑制保 护此器件不受 IEC 61000 静电放电 (ESD) 和电快速瞬 变 (EFT) 瞬态的影响而损坏。

此器件组合有一个差分驱动器和一个差分接收器,这些 器件被内部连接以形成一个适用于半双工(两线制总 线)通信的总线端口。 此器件特有一个宽共模电压范 围,这使得此器件适合于长线缆运行上的多点应用。 SN65HVD01 采用极小型, 3mm x 3mm, SON 封 装,运行温度范围 -40°C 至 125°C。

器件信息

订货编号	封装	封装尺寸
SN65HVD01DRC	SON (10)	3mm x 3mm





	目录	£		
1	特性 1		8.1 Overview	1
2	应用范围 1		8.2 Functional Block Diagram	1
3	说明		8.3 Feature Description	1
4	修订历史记录		8.4 Device Functional Modes	1
5	Pin Configuration and Functions	9	Applications and Implementation	18
6	Specifications		9.1 Application Information	18
U	6.1 Absolute Maximum Ratings		9.2 Typical Application	18
	6.2 Handling Ratings	10	Power Supply Recommendations	2 [,]
	6.3 Recommended Operating Conditions	11	Layout	2 ²
	6.4 Thermal Information		11.1 Layout Guidelines	
	6.5 Dissipation Ratings		11.2 Layout Example	2 ⁻
	6.6 Electrical Characteristics	12	器件和文档支持	
	6.7 Switching Characteristics		12.1 商标	
	6.8 Typical Characteristics		12.2 静电放电警告	<u>2</u> 2
7	Parameter Measurement Information 11		12.3 术语表	2
8	Detailed Description	13	机械封装和可订购信息	22

4 修订历史记录

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


CI	hanges from Revision E (March 2014) to Revision F	Page
•	Changed Figure 22 image and CH3 scale from: 100 V/div To 2 V/div	
<u>•</u>	Changed Figure 23 CH3 scale from: 100 V/div To 2 V/div	20
CI	hanges from Revision D (November 2013) to Revision E	Page
•	已将数据表更改为全新的 TI 标准格式	1
•	已添加器件信息表	1
•	Added the Handling Ratings table	5
•	Added the Detailed Description section	15
•	Changed Figure 17	
•	Added the Applications and Implementation section	18
•	Deleted the Application Information section	18
•	Added the Power Supply Recommendations	21
•	Added the Layout section	21



CI	nanges from Revision C (November 2013) to Revision D	Page
•	已将特性从: 小型 3mm x 3mm 超薄四方扁平无引线 (VQFN) 封装更改为: 小型 3mm x 3mm 小外形尺寸无引线 (SON) 封装	1
•	· · · · · · · · · · · · · · · · · · ·	1
•	己将特性从: ≤ 15kV 更改为: ±15kV HBM 保护	1
•	己将特性从: ≤ 15kV 更改为: ±16kV 接触放电	1
•	已将特性从: ≤ 15kV 更改为: ±16kV 空气放电	1
•	已将说明文本从: 3mm x 3mm, VQFN 封装更改为: 3mm x 3mm, SON 封装	1
•	Changed the ABSOLUTE MAXIMUM RATINGS for IEC 61000-4-2 ESD (Air-Gap Discharge) From MAX = ±15 To: MAX = ±16	
•	Changed the ABSOLUTE MAXIMUM RATINGS for IEC 61000-4-2 ESD (Contact Discharge) From MAX = ±15 To: MAX = ±16	
•	Changed the Thermal Information table package From VQFN (DRC) To; SON (DRC)	<mark>5</mark>
CI	nanges from Revision B (October 2013) to Revision C	Page
<u>.</u>	已更改 从产品预览改为生产数据	1
CI	nanges from Revision A (October 2013) to Revision B	Page
•	Added 8 Typical Characteristics curves	9
CI	nanges from Original (July 2013) to Revision A	Page
•	己将特性从:针对数据和使能信号的 1.8V 至 3.3V 电源更改为:针对数据和使能信号的 1.65V 至 3.6V 电源	1
•	已将特性从: 针对总线信号的 3.3V 电源更改为: 针对总线信号的 3V 至 3.6V 电源	
•	已将特性从:可选数据速率: 250ksps 或 20Mbps 更改为: SLR 引脚可选数据速率: 250ksps 或 20Mbps	
•	已更改应用范围列表	
•	己更改说明	1
•	在典型应用电路中,已将: 100 Ω 电阻器更改为: 120 Ω 电阻器	1
•	Changed the ELECTRICAL CHARACTERISTICS table values	<mark>7</mark>
•	-	
•	Changed the SWITCHING CHARACTERISTICS table values	
	Changed the SWITCHING CHARACTERISTICS table values	8



5 Pin Configuration and Functions



Pin Functions

NAME	NO.	I/O	DESCRIPTION
V_L	1	Logic Supply	1.65 V to 3.6 V supply for logic I/O signals R, RE, D, DE, and SLR)
R	2	Digital Output	Receive data output
DE	3	Digital Input	Driver enable input
RE	4	Digital Input	Receiver enable input
D	5	Digital Input	Transmission data input
GND	6	Reference Potential	Local device ground
SLR	7	Digital Input	Slew rate select: Low = 20 Mbps, High = 250 kbps. Defaults to 20 Mbps if SLR is left floating
A	8	Bus I/O	Digital bus I/O, A
В	9	Bus I/O	Digital bus I/O, B
V _{CC}	10	Bus Supply	3 V to 3.6 V supply for A and B bus lines

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

	VA	ALUE	UNIT
	MIN	MAX	UNII
Control supply voltage, V _L	-0.5	4	V
Bus supply voltage, V _{CC}	-0.5	5.5	V
Voltage range at A or B Inputs	-13	16.5	V
Input voltage range at any logic terminal	-0.3	5.7	V
Voltage input range, transient pulse, A and B, through 100Ω	-100	100	V
Receiver output current	-12	12	mA
Junction temperature, T _J		170	°C
Continuous total power dissipation	See the	Thermal Information	ation table

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



6.2 Handling Ratings

		MIN	MAX	UNIT
T _{STG}	Storage temperature range	- 65	150	°C
	IEC 60749-26 ESD (Human Body Model), bus terminals and GND		±15	kV
	IEC 61000-4-2 ESD (Air-Gap Discharge), bus terminals and GND ⁽¹⁾		±16	kV
	IEC 61000-4-2 ESD (Contact Discharge), bus terminals and GND		±16	kV
V _{ESD}	IEC 61000-4-4 EFT (Fast transient or burst) bus terminals and GND		±4	kV
200	JEDEC Standard 22, Test Method A114 (Human Body Model), all terminals		±8	kV
	JEDEC Standard 22, Test Method C101 (Charged Device Model), all terminals		±1.5	kV

⁽¹⁾ As stated in the IEC 61000-4-2 standard, contact discharge is the preferred transient protection test method. Although IEC air-gap testing is less repeatable than contact testing, air discharge protection levels are inferred from the contact discharge test results.

6.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V _L	Control supply vo	oltage	1.65		3.6	V
V _{CC}	Bus supply voltage	ge	3	3.3	3.6	V
VI	Input voltage at a	any bus terminal (separately or common mode) (1)	-7		12	V
V _{IH}	High-level input v select)	voltage (Driver, driver enable, receiver enable inputs, and slew rate	0.7×V _L		V _L	V
V _{IL}	Low-level input v select)	oltage (Driver, driver enable, receiver enable inputs, and slew rate	0		0.3×V _L	V
V_{ID}	Differential input	voltage	-12		12	V
	0.1	Driver	-80	80	mA	
IO	Output current	Receiver	-2		3.6 3.6 12 V _L 0.3xV _L	mA
R_L	Differential load	resistance	54	60		Ω
C_L	Differential load	capacitance		50		pF
4 /4	Cinnalia a nata	SLR = '0'			20	Mbps
1/t _{UI}	Signaling rate	SLR = '1'			20 M	kbps
T _A ⁽²⁾	Operating free-ai	r temperature Thermal Information	-40		125	°C

⁽¹⁾ The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

6.4 Thermal Information

	PARAMETER ⁽¹⁾	SON (DRC)	UNIT
Θ_{JA}	Junction-to-Ambient Thermal Resistance	41.4	
Θ _{JC(top)}	Junction-to-Case(top) Thermal Resistance	48.7	
Θ_{JB}	Junction-to-Board Thermal Resistance	18.8	°C/W
Ψ_{JT}	Junction-to-Top characterization parameter	0.6	3C/ W
Ψ_{JB}	Junction-to-Board characterization parameter	19	
Θ _{JC(bottom)}	Junction-to-Case(bottom) Thermal Resistance	3.7	
T _{TSD}	Thermal Shut-down junction temperature	170	°C

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953

⁽²⁾ Operation is specified for internal (junction) temperatures up to 150°C. Self-heating due to internal power dissipation should be considered for each application. Maximum junction temperature is internally limited by the thermal shut-down (TSD) circuit which disables the driver outputs when the junction temperature reaches 170°C.



6.5 Dissipation Ratings

	PARAMETER	TEST CONDITIONS		VALUE	UNIT		
PD enable V _{CC} = 50% c		Unterminated	$R_L = 300 \Omega$,	250 kbps	125	\^/	
	Power Dissipation driver and receiver	Unterminated	$C_L = 50 \text{ pF (driver)}$	20 Mbps	175	mW	
	enabled, $V_{CC} = V_L = 3.6 \text{ V}, T_J = 150^{\circ}\text{C},$ 50% duty cycle square-wave signal at signaling rate	RS-422 load	$R_L = 100 \Omega$, $C_L = 50 pF (driver)$	250 kbps	165	mW	
				20 Mbps	215		
		DO 1051 1	$R_L = 54 \Omega$,	250 kbps	200	mW	
		RS-485 load	$R_L = 54 \Omega$, $C_L = 50 pF (driver)$	20 Mbps	250	IIIVV	



6.6 Electrical Characteristics

over recommended operating range (unless otherwise specified)

	PARAMETER	TEST	CONDITIONS		MIN	TYP	MAX	UNIT
		R_L = 60 Ω, 375 Ω on each to -7 V to 12 V	output	See Figure 9	1.5	2		V
$ V_{OD} $	Driver differential output voltage magnitude	$R_L = 54 \Omega (RS-485)$			1.5	2		V
	magmude	R_L = 100 Ω (RS-422) T_J ≥ V_{CC} ≥ 3.2V	0°C,		2			V
$\Delta V_{OD} $	Change in magnitude of driver differential output voltage	R _L = 54 Ω, C _L = 50 pF		-50	0	50	mV	
V _{OC(SS)}	Steady-state common-mode output voltage	See Figure 10 Center of two 27-Ω load resistors		1	V _{CC} /2	3	V	
ΔV_{OC}	Change in differential driver output common-mode voltage			-50	0	50	mV	
V _{OC(PP)}	Peak-to-peak driver common-mode output voltage					500		mV
C _{OD}	Differential output capacitance					15		pF
V _{IT+}	Positive-going receiver differential input voltage threshold				See (1)	-60	-20	mV
V _{IT}	Negative-going receiver differential input voltage threshold				-200	-130	See (1)	mV
V_{HYS}	Receiver differential input voltage threshold hysteresis $(V_{\text{IT+}} - V_{\text{IT-}})$					70		mV
V _{OH}	Receiver high-level output voltage	$V_L = 1.65 \text{ V}, I_{OH} = -2 \text{ mA}$			1.3	1.45		V
VOH	Neceiver high-level output voltage	$V_L = 3 V$, $I_{OH} = -2 mA$			2.8	2.9		v
V _{OL}	Receiver low-level output voltage	$V_L = 1.65 \text{ V}, I_{OL} = 2 \text{ mA}$				0.2	0.35	V
VOL	receiver low-level output voltage	$V_L = 3 V$, $I_{OL} = 2 mA$				0.1	0.2	· ·
I _I	Driver input, driver enable, and receiver enable input current				-2		2	μΑ
l _{oz}	Receiver output high-impedance current	$V_O = 0 \text{ V or } V_L, \overline{RE} \text{ at } V_L$			-1		1	μΑ
I _{OS}	Driver short-circuit output current				-150		150	mA
I _I	Bus input current (disabled driver)	$V_L = 1.8 V,$	V _I = 12 V			85	125	μΑ
''	bus input current (disabled driver)	V_{CC} = 3.3 V, DE at 0 V	$V_I = -7 V$		-100	-60		μΑ
		Driver and Receiver	DE=V _L , RE =			750	1100	μΑ
		enabled	GND, No load	T _J ≤ 85°C			1000	μΑ
I _{cc}	Supply current (quiescent)	Driver enabled, receiver disabled	DE= V_{CC} , $\overline{RE} = V_L$, No load			350	650	μΑ
00	11.5	Driver disabled, receiver enabled	DE=GND, RE =	GND, No load		650	800	μΑ
		Driver and receiver disabled	iver $DE=GND, \overline{RE} = V_L, No load$			0.1	5	μΑ
-	Supply current (dynamic)	See the Typical Character	istics section			-		-

⁽¹⁾ Under any specific conditions, $V_{\text{IT+}}$ is specified to be at least V_{HYS} higher than $V_{\text{IT-}}$.




6.7 Switching Characteristics

over recommended operating conditions

	PARAMETER	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT
DRIVER, SLR	= '1', 250 kbps, bit time ≥ 4 µs	1201 001			• • • •	1117 151	0
t _r , t _f	Driver differential output rise/fall time			0.4	0.8	1.2	μs
t _{PHL} , t _{PLH}	Driver propagation delay	$R_L = 54 \Omega, C_L = 50 pF$	See Figure 11	0.4	0.8	1.2	μs
t _{SK(P)}	Driver pulse skew, t _{PHL} - t _{PLH}					0.2	μs
t _{PHZ} , t _{PLZ}	Driver disable time				0.025	0.1	μs
	D: II ::	Receiver enabled	See Figure 12 and Figure 13		0.6	1	μs
t_{PZH}, t_{PZL}	Driver enable time	Receiver disabled	- Figure 13		3.5	8	μs
DRIVER, SLR	= '0', 20 Mbps, bit time ≥ 50 ns	-					
t _r , t _f	Driver differential output rise/fall time	_		5	10	15	ns
t _{PHL} , t _{PLH}	Driver propagation delay	$R_L = 54 \Omega$, $C_L = 50 pF$	See Figure 11	6	15	25	ns
t _{SK(P)}	Driver pulse skew, t _{PHL} - t _{PLH}	- Ο <u>Γ</u> = 30 βι	Occ Figure 11			4	ns
t _{PHZ} , t _{PLZ}	Driver disable time				20	35	ns
	Driver enable time	Receiver enabled	See Figure 12 and Figure 13		14	30	ns
t _{PZH} , t _{PZL}	Driver enable time	Receiver disabled	- rigulo ro		3	7	μs
RECEIVER, SI	LR = 'X'					<u> </u>	
t _r , t _f	Receiver output rise/fall time		Soo Figure 14		5	15	ns
t _{PHL} , t _{PLH}	Receiver propagation delay time	C _L = 15 pF	See Figure 14	30	60	90	ns
t _{SK(P)}	Receiver pulse skew, t _{PHL} - t _{PLH}					15	ns
t _{PLZ} , t _{PHZ}	Receiver disable time				10	20	ns
t _{pZL(1)} , t _{PZH(1)}	Receiver enable time	Driver enabled	See Figure 15		15	80	ns
$t_{PZL(2)}, t_{PZH(2)}$	Receiver enable time	Driver disabled	See Figure 16		3	8	μs




6.8 Typical Characteristics





Typical Characteristics (continued)





7 Parameter Measurement Information

Input generator rate is 100 kbps, 50% duty cycle, rise and fall times less than 6 nsec.




Figure 9. Measurement of Driver Differential Output Voltage with Common-Mode Load




Figure 10. Measurement of Driver Differential and Common-Mode Output with RS-485 Load





Figure 11. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays




D at V_L to test non-inverting output, D at 0 V to test inverting output.

Figure 12. Measurement of Driver Enable and Disable Times with Active High Output and Pull-Down Load



Parameter Measurement Information (continued)



D at 0V to test non-inverting output, D at V_{L} to test inverting output.

Figure 13. Measurement of Driver Enable and Disable Times with Active Low Output and Pull-Up Load




Figure 14. Measurement of Receiver Output Rise and Fall Times and Propagation Delays



Parameter Measurement Information (continued)




Figure 15. Measurement of Receiver Enable/Disable Times with Driver Enabled



Parameter Measurement Information (continued)




Figure 16. Measurement of Receiver Enable Times with Driver Disabled




8 Detailed Description

8.1 Overview

The SN65HVD01 is a low-power, half-duplex RS-485 transceiver whose maximum data rate can be set to either 250 kbps or 20 Mbps via a selection terminal, SLR.

The device possesses two power supply inputs, one for logic control functions, V_L , and the other for the bus supply, V_{CC} . V_L can range from 1.65 V minimum up to 3.6 V maximum and allows for the direct interface to low-voltage FPGAs and micro controllers. V_{CC} requires a supply between 3 V to 3.6 V to assure sufficient output drive capability across a wide common-mode range.

8.2 Functional Block Diagram



8.3 Feature Description

Internal ESD protection circuits protect the transceiver against Electrostatic discharges (ESD) according to IEC61000-4-2 of up to ± 16 kV, and against electrical fast transients (EFT) according to IEC61000-4-4 of up to ± 4 kV.

The SN65HVD01 provides internal biasing of the receiver input thresholds in combination with large input-threshold hysteresis. At a positive input threshold of $V_{IT+} = -60$ mV and an input hysteresis of VHYS = 70 mV, the receiver output remains logic high even in the presence of 130 mV_{PK} differential noise without the need for external failsafe biasing resistors.

Device operation is specified over a wide temperature range from -40°C to 125°C.

8.4 Device Functional Modes

When driver enable terminal, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this case the differential output voltage defined as $V_{OD} = V_A - V_B$ is positive. When D is low, the output states reverse, B turns high, A becomes low, and V_{OD} is negative.

When DE is low, both outputs turn high-impedance. In this condition, the logic state at D is irrelevant. The DE terminal has an internal pull-down resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The D terminal has an internal pull-up resistor to V_L , thus, when left open while the driver is enabled, output A turns high and B turns low.

Table 1. Driver Function Table

INPUT	ENABLE	OUTPUTS		FUNCTION
D	DE	A B		
Н	Н	Н	L	Actively drive bus High
L	Н	L	Н	Actively drive bus Low
X	L	Z	Z	Driver disabled
X	OPEN	Z	Z	Driver disabled by default
OPEN	Н	Н	L	Actively drive bus High by default



When the receiver enable terminal, \overline{RE} , is logic low, the receiver is enabled. When the differential input voltage defined as $V_{ID} = V_A - V_B$ is positive and higher than the positive input threshold, V_{IT+} , the receiver output, R, turns high. When V_{ID} is negative and less than the negative and lower than the negative input threshold, V_{IT-} , the receiver output, R, turns low. If V_{ID} is between V_{IT+} and V_{IT-} the output is indeterminate.

When $\overline{\text{RE}}$ is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of V_{ID} are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).

Table 2. Receiver Function Table

DIFFERENTIAL INPUT	ENABLE	OUTPUT	FUNCTION
$V_{ID} = V_A - V_B$	RE	R	
$V_{IT+} < V_{ID}$	L	Н	Receive valid bus High
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state
V _{ID} < V _{IT}	L	L	Receive valid bus Low
X	Н	Z	Receiver disabled
X	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	Н	Fail-safe high output
Short-circuit bus	L	Н	Fail-safe high output
Idle (terminated) bus	L	Н	Fail-safe high output

Connecting SLR to V_L limits the maximum data rate to 250 kbps and increases the driver rise and fall times to 800 ns. Connecting SLR to GND increases the upper data rate limit to 20 Mbps and reduces the driver rise and fall times to 10 ns.

Table 3. SLR-Terminal Configuration

SLR-INPUT	DATA RATE	TYP tr / tf
V_{L}	250 kbps	800 ns
GND or OPEN	20 Mbps	10 ns



8.4.1 Equivalent Input and Output Schematic Diagrams




Figure 17. Equivalent Input and Output Schematic Diagrams



9 Applications and Implementation

9.1 Application Information

The SN65HVD01 is a half-duplex RS-485 transceiver commonly used for asynchronous data transmissions. The driver and receiver enable terminals allow for the configuration of different operating modes.




Figure 18. SN65HVD01 Transceiver Configurations

Using independent enable lines provides the most flexible control as it allows for the driver and the receiver to be turned on and off individually. While this configuration requires two control lines, it allows for selective listening into the bus traffic, whether the driver is transmitting data or not.

Combining the enable signals simplifies the interface to the controller by forming a single, direction-control signal. Thus, when the direction- control line is high, the transceiver is configured as a driver, while for a low the device operates as a receiver.

Tying the receiver-enable to ground and controlling only the driver-enable input, also uses one control line only. In this configuration, a node not only receives the data from the bus but also the data it sends and thus can verify that the correct data have been transmitted.

9.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor, R_T , whose value matches the characteristic impedance, Z_0 , of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.




Figure 19. Typical RS-485 Network with SN65HVD01 Transceivers

9.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.



Typical Application (continued)

9.2.1.1 Data Rate and Bus Length

The maximum bus length is limited by the transmission line losses and the signal jitter at a given data rate. Because data reliability sharply decreases for a jitter of 10% or more of the baud period, Figure 20 shows the cable length versus data rate characteristic of a conventional RS-485 cable for signal jitter of 10%.




Figure 20. Cable Length vs Data Rate

9.2.1.2 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to drive 32 unit loads (UL), where 1 unit load represents a load impedance of approximately $12k\Omega$. Because the SN65HVD01 is a 1/8 UL transceiver, it is possible to connect up to 256 devices to the bus.

9.2.2 Detailed Design Procedure

In order to protect bus nodes against high-energy transients, the implementation of external transient protection devices is therefore necessary. Figure 21 suggests a protection circuit against 10 kV ESD, 4 kV EFT, and 1 kV surge transients.




Figure 21. Transient Protection Against ESD, EFT, and Surge Transients




Typical Application (continued)

Table 4. Recommended Materials

Device	Function	Order Number
XCVR	3.3V, 250kbps RS-485 Transceiver	SN65HVD01D
R1,R2	10Ω, Pulse-Proof Thick-Film Resistor	CRCW0603010RJNEAHP
TVS	Bidirectional 400W Transient Suppressor	CDSOT23-SM712

9.2.3 Application Performance Curves





10 Power Supply Recommendations

To assure reliable operation at all data rates and supply voltages, each supply should be buffered with a 100 nF ceramic capacitor located as close to the supply terminals as possible. Linear voltage regulators for the 1.8 V logic and 3.3 V bus supplies are TPS76318 and TPS76333 respectively.

11 Layout

On-chip IEC-ESD protection is good for laboratory and portable equipment but never sufficient for EFT and surge transients occurring in industrial environments. Therefore robust and reliable bus node design requires the use of external transient protection devices.


Because ESD and EFT transients have a wide frequency bandwidth from approximately 3 MHz to 3 GHz, high-frequency layout techniques must be applied during PCB design.

In order for your PCB design to be successful start with the design of the protection circuit in mind.

11.1 Layout Guidelines

- Place the protection circuitry close to the bus connector to prevent noise transients from penetrating your board.
- Use V_{CC} and ground planes to provide low-inductance. Note that high-frequency currents follow the path of least inductance and not the path of least impedance.
- Design the protection components into the direction of the signal path. Do not force the transients currents to divert from the signal path to reach the protection device.
- Apply 100 nF to 220 nF bypass capacitors as close as possible to the V_{CC} terminals of transceiver, UART, controller ICs on the board.
- Use at least two vias for V_{CC} and ground connections of bypass capacitors and protection devices to minimize effective via-inductance.
- Use 1k to 10k pull-up/down resistors for enable lines to limit noise currents in theses lines during transient events.
- Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified
 maximum voltage of the transceiver bus terminals. These resistors limit the residual clamping current into the
 transceiver and prevent it from latching up.
- While pure TVS protection is sufficient for surge transients up to 1kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA.

11.2 Layout Example





12 器件和文档支持

12.1 商标

All trademarks are the property of their respective owners.

12.2 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

12.3 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

13 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 11-Aug-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65HVD01DRCR	ACTIVE	VSON	DRC	10	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HVD01	Samples
SN65HVD01DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HVD01	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 11-Aug-2022

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Feb-2023


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD01DRCR	VSON	DRC	10	2500	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
SN65HVD01DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Feb-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD01DRCR	VSON	DRC	10	2500	335.0	335.0	25.0
SN65HVD01DRCT	VSON	DRC	10	250	182.0	182.0	20.0

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司