

SNx4ACT240 具有三态输出的八路缓冲器/驱动器

1 特性

- V_{CC} 工作范围为 4.5V 至 5.5V
- 输入电压高达 5.5V
- 5V 时 t_{pd} 最大值为 8.5ns
- 输入与 TTL 兼容

2 说明

这些八路缓冲器和线路驱动器专门设计用于提高三态存储器地址驱动器、时钟驱动器以及总线导向接收器和发送器的性能和密度。

封装信息

| 器件型号 | 封装 1 | 封装尺寸 (标称值) |
|------------|----------------|------------------|
| SN74ACT240 | N (PDIP, 20) | 24.33mm x 6.35mm |
| | DW (SOIC, 20) | 12.8mm x 7.5mm |
| | NS (SOP, 20) | 12.6 mm x 5.3 mm |
| | DB (SSOP, 20) | 7.2 mm x 5.3 mm |
| | PW (TSSOP, 20) | 6.5mm x 4.4mm |

1. 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。




图 2-1. 逻辑图 (正逻辑)

Table of Contents

| | | | |
|------------------------------------------------|----------|--------------------------------------------------|----------|
| 1 特性 | 1 | 5.4 Electrical Characteristics..... | 5 |
| 2 说明 | 1 | 5.5 Switching Characteristics..... | 5 |
| 3 Revision History | 2 | 5.6 Operating Characteristics..... | 5 |
| 4 Pin Configuration and Functions | 3 | 6 Parameter Measurement Information | 6 |
| 5 Specifications | 4 | 7 Detailed Description | 7 |
| 5.1 Absolute Maximum Ratings..... | 4 | 7.1 Overview..... | 7 |
| 5.2 Recommended Operating Conditions..... | 4 | 7.2 Functional Block Diagram..... | 7 |
| 5.3 Thermal Information..... | 4 | 7.3 Device Functional Modes..... | 7 |

3 Revision History

| Changes from Revision C (October 2002) to Revision D (May 2023) | Page |
|------------------------------------------------------------------------|-------------|
| • 添加了封装信息表、引脚功能表和热性能信息表..... | 1 |

4 Pin Configuration and Functions




图 4-1. SN54ACT240 J OR W Package;
SN74ACT240 DB, DW, N, NS, or PW Package (Top
View)




图 4-2. SN54ACT240 FK Package (Top View)

表 4-1. Pin Functions

| NAME ¹ | PIN | TYPE | DESCRIPTION |
|-------------------|-----|------|-----------------|
| 1OE | 1 | I | Output enable 1 |
| 1A1 | 2 | I | 1A1 input |
| 2Y4 | 3 | O | 2Y4 output |
| 1A2 | 4 | I | 1A2 input |
| 2Y3 | 5 | O | 2Y3 output |
| 1A3 | 6 | I | 1A3 input |
| 2Y2 | 7 | O | 2Y2 output |
| 1A4 | 8 | I | 1A4 input |
| 2Y1 | 9 | O | 2Y1 output |
| GND | 10 | — | Ground pin |
| 2A1 | 11 | I | 2A1 input |
| 1Y4 | 12 | O | 1Y4 output |
| 2A2 | 13 | I | 2A2 input |
| 1Y3 | 14 | O | 1Y3 output |
| 2A3 | 15 | I | 2A3 input |
| 1Y2 | 16 | O | 1Y2 output |
| 2A4 | 17 | I | 2A4 input |
| 1Y1 | 18 | O | 1Y1 output |
| 2OE | 19 | I | Output enable 2 |
| VCC | 20 | — | Power pin |

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|-----------------------------|---------------------------------------------------|-----------------------------------------------------------|----------------------|---------|
| V _{CC} | Supply voltage range | - 0.5 | 7 | V |
| V _I ¹ | Input voltage range | - 0.5 | V _{CC} +0.5 | V |
| V _O ¹ | Output voltage range | - 0.5 | V _{CC} +0.5 | V |
| I _{IK} | Input clamp current | (V _I < 0 or V _I > V _{CC}) | | ±20 mA |
| I _{OK} | Output clamp current | (V _O < 0 or V _O > V _{CC}) | | ±20 mA |
| I _O | Continuous output current | (V _O = 0 or V _{CC}) | | ±50 mA |
| | Continuous current through V _{CC} or GND | | | ±200 mA |
| T _{stg} | Storage temperature range | - 65 | 150 | °C |

- (1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 Recommended Operating Conditions

(see [Note 1](#))

| | | SN54ACT240 | | SN74ACT240 | | UNIT |
|-----------------|------------------------------------|------------|-----------------|-----------------|-----|------|
| | | MIN | MAX | MIN | MAX | |
| V _{CC} | Supply voltage | 4.5 | 5.5 | 5.5 | | V |
| V _{IH} | High-level input voltage | 2 | | | | V |
| V _{IL} | Low-level input voltage | | | 0.8 | | V |
| V _I | Input voltage | 0 | V _{CC} | V _{CC} | | V |
| V _O | Output voltage | 0 | V _{CC} | V _{CC} | | V |
| I _{OH} | High-level output current | | | - 24 | | mA |
| I _{OL} | Low-level output current | | | 24 | | mA |
| Δt/Δv | Input transition rise or fall rate | | | 8 | | ns/V |
| T _A | Operating free-air temperature | - 55 | 125 | 85 | | °C |

- (1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

5.3 Thermal Information

| THERMAL METRIC ⁽¹⁾ | DB | DW | N | NS | PW | UNIT | |
|-------------------------------|-------------------------------------------------------|----|----|----|----|------|------|
| | 20 PINS | | | | | | |
| R _{θJA} | Junction-to-ambient thermal resistance ⁽²⁾ | 70 | 58 | 69 | 60 | 83 | °C/W |

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) The package thermal impedance is calculated in accordance with JESD 51-7.

5.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V _{CC} | T _A = 25°C | | | SN54ACT240 | | SN74ACT240 | | UNIT |
|------------------------------------------|-------------------------------------------------------------|-----------------|-----------------------|-------|-------|------------|------|------------|------|------|
| | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| V _{OH} | I _{OH} = - 50 μA | 4.5 V | 4.4 | 4.49 | | 4.4 | | 4.4 | V | |
| | | 5.5 V | 5.4 | 5.49 | | 5.4 | | 5.4 | | |
| | I _{OH} = - 24 mA | 4.5 V | 3.86 | | | 3.7 | | 3.76 | | |
| | | 5.5 V | 4.86 | | | 4.7 | | 4.76 | | |
| | I _{OH} = - 50 mA ⁽¹⁾ | 5.5 V | | | | 3.85 | | | | |
| I _{OH} = - 75 mA ⁽¹⁾ | 5.5 V | | | | | | 3.85 | | | |
| V _{OL} | I _{OL} = 50 μA | 4.5 V | | 0.001 | 0.1 | | 0.1 | | V | |
| | | 5.5 V | | 0.001 | 0.1 | | 0.1 | | | |
| | I _{OL} = 24 mA | 4.5 V | | | 0.36 | | 0.5 | | | 0.44 |
| | | 5.5 V | | | 0.36 | | 0.5 | | | 0.44 |
| | I _{OL} = 50 mA ⁽¹⁾ | 5.5 V | | | | | 1.65 | | | |
| I _{OL} = 75 mA ⁽¹⁾ | 5.5 V | | | | | | | 1.65 | | |
| I _{OZ} | V _O = V _{CC} or GND | 5.5 V | | | ±0.25 | | ±5 | | ±2.5 | μA |
| I _I | V _I = V _{CC} or GND | 5.5 V | | | ±0.1 | | ±1 | | ±1 | μA |
| I _{CC} | V _I = V _{CC} or GND, I _O = 0 | 5.5 V | | | 4 | | 80 | | 40 | μA |
| Δ I _{CC} ⁽²⁾ | One input at 3.4 V, Other inputs at GND or V _{CC} | 5.5 V | | | 0.6 | | 1.6 | | 1.5 | mA |
| C _i | V _I = V _{CC} or GND | 5 V | | | 2.5 | | | | | pF |
| C _O | V _I = V _{CC} or GND | 5 V | | | 8 | | | | | pF |

(1) Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.

(2) This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

5.5 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see [Fig 6-1](#))




| PARAMETER | FROM (INPUT) | TO (OUTPUT) | T _A = 25°C | | | SN54ACT240 | | SN74ACT240 | | UNIT |
|------------------|--------------|-------------|-----------------------|-----|-----|------------|------|------------|------|------|
| | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| t _{PLH} | A | Y | 1.5 | 6 | 8.5 | 1 | 9.5 | 1.5 | 9.5 | ns |
| t _{PHL} | | | 1.5 | 5.5 | 7.5 | 1 | 9 | 1.5 | 8.5 | |
| t _{PZH} | OE | Y | 1.5 | 7 | 8.5 | 1 | 10 | 1 | 9.5 | ns |
| t _{PZL} | | | 2 | 7 | 9.5 | 1 | 11.5 | 1.5 | 10.5 | |
| t _{PHZ} | OE | Y | 2 | 8 | 9.5 | 1 | 11 | 2 | 10.5 | ns |
| t _{PLZ} | | | 2.5 | 6.5 | 10 | 1 | 11.5 | 2 | 10.5 | |

5.6 Operating Characteristics

V_{CC} = 5 V, T_A = 25°C

| PARAMETER | TEST CONDITIONS | TYP | UNIT |
|-----------------|--------------------------------------------------------------------------------------|-----|------|
| C _{pd} | Power dissipation capacitance per buffer/driver C _L = 50 pF, f = 1 MHz | 45 | pF |

6 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
- D. The outputs are measured one at a time with one input transition per measurement.

图 6-1. Load Circuit and Voltage Waveforms

| TEST | S1 |
|-------------------|-------------------|
| t_{PLH}/t_{PHL} | Open |
| t_{PLZ}/t_{PZL} | $2 \times V_{CC}$ |
| t_{PHZ}/t_{PZH} | Open |

7 Detailed Description

7.1 Overview

The 'ACT240 devices are organized as two 4-bit buffers/drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes inverted data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

7.2 Functional Block Diagram




图 7-1. Logic Diagram (Positive Logic)

7.3 Device Functional Modes

表 7-1. Function Table (Each Buffer)

| INPUTS | | OUTPUT |
|-----------------|---|--------|
| \overline{OE} | A | Y |
| L | H | L |
| L | L | H |
| H | X | Z |

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|------------------|--------------------------------------|----------------------|--------------|--------------------------------------|-------------------------|
| 5962-8775901M2A | ACTIVE | LCCC | FK | 20 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-8775901M2A SNJ54ACT 240FK | Samples |
| 5962-8775901MRA | ACTIVE | CDIP | J | 20 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-8775901MR A SNJ54ACT240J | Samples |
| 5962-8775901MSA | ACTIVE | CFP | W | 20 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-8775901MS A SNJ54ACT240W | Samples |
| SN74ACT240DBR | ACTIVE | SSOP | DB | 20 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AD240 | Samples |
| SN74ACT240DWR | ACTIVE | SOIC | DW | 20 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ACT240 | Samples |
| SN74ACT240N | ACTIVE | PDIP | N | 20 | 20 | RoHS & Green | NIPDAU | N / A for Pkg Type | -40 to 85 | SN74ACT240N | Samples |
| SN74ACT240NSR | ACTIVE | SO | NS | 20 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ACT240 | Samples |
| SN74ACT240PWR | ACTIVE | TSSOP | PW | 20 | 2000 | RoHS & Green | NIPDAU SN | Level-1-260C-UNLIM | -40 to 85 | AD240 | Samples |
| SN74ACT240PWRG4 | ACTIVE | TSSOP | PW | 20 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AD240 | Samples |
| SNJ54ACT240FK | ACTIVE | LCCC | FK | 20 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-8775901M2A SNJ54ACT 240FK | Samples |
| SNJ54ACT240J | ACTIVE | CDIP | J | 20 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-8775901MR A SNJ54ACT240J | Samples |
| SNJ54ACT240W | ACTIVE | CFP | W | 20 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-8775901MS A SNJ54ACT240W | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of ≤ 1000 ppm threshold. Antimony trioxide based flame retardants must also meet the ≤ 1000 ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ACT240, SN74ACT240 :

● Catalog : [SN74ACT240](#)

● Military : [SN54ACT240](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN74ACT240DBR | SSOP | DB | 20 | 2000 | 330.0 | 16.4 | 8.2 | 7.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74ACT240DWR | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |
| SN74ACT240NSR | SO | NS | 20 | 2000 | 330.0 | 24.4 | 8.4 | 13.0 | 2.5 | 12.0 | 24.0 | Q1 |
| SN74ACT240PWR | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.0 | 1.4 | 8.0 | 16.0 | Q1 |
| SN74ACT240PWR | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.1 | 1.6 | 8.0 | 16.0 | Q1 |
| SN74ACT240PWRG4 | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.0 | 1.4 | 8.0 | 16.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74ACT240DBR | SSOP | DB | 20 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74ACT240DWR | SOIC | DW | 20 | 2000 | 367.0 | 367.0 | 45.0 |
| SN74ACT240NSR | SO | NS | 20 | 2000 | 367.0 | 367.0 | 45.0 |
| SN74ACT240PWR | TSSOP | PW | 20 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74ACT240PWR | TSSOP | PW | 20 | 2000 | 364.0 | 364.0 | 27.0 |
| SN74ACT240PWRG4 | TSSOP | PW | 20 | 2000 | 356.0 | 356.0 | 35.0 |

TUBE


*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (μm) | B (mm) |
|-----------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| 5962-8775901M2A | FK | LCCC | 20 | 1 | 506.98 | 12.06 | 2030 | NA |
| 5962-8775901MSA | W | CFP | 20 | 1 | 506.98 | 26.16 | 6220 | NA |
| SN74ACT240N | N | PDIP | 20 | 20 | 506 | 13.97 | 11230 | 4.32 |
| SNJ54ACT240FK | FK | LCCC | 20 | 1 | 506.98 | 12.06 | 2030 | NA |
| SNJ54ACT240W | W | CFP | 20 | 1 | 506.98 | 26.16 | 6220 | NA |

J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



| DIM \ PINS ** | 14 | 16 | 18 | 20 |
|---------------|------------------------|------------------------|------------------------|------------------------|
| A | 0.300 (7,62) BSC | 0.300 (7,62) BSC | 0.300 (7,62) BSC | 0.300 (7,62) BSC |
| B MAX | 0.785 (19,94) | .840 (21,34) | 0.960 (24,38) | 1.060 (26,92) |
| B MIN | — | — | — | — |
| C MAX | 0.300 (7,62) | 0.300 (7,62) | 0.310 (7,87) | 0.300 (7,62) |
| C MIN | 0.245 (6,22) | 0.245 (6,22) | 0.220 (5,59) | 0.245 (6,22) |



4040083/F 03/03

- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - This package is hermetically sealed with a ceramic lid using glass frit.
 - Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
 - Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

GENERIC PACKAGE VIEW

FK 20

LCCC - 2.03 mm max height

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4229370VA\

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - $\triangle C$ Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 - $\triangle D$ The 20 pin end lead shoulder width is a vendor option, either half or full width.

DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



4220724/A 05/2016

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT

DW0020A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4220724/A 05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - This package can be hermetically sealed with a ceramic lid using glass frit.
 - Index point is provided on cap for terminal identification only.
 - Falls within Mil-Std 1835 GDFP2-F20

PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4220206/A 02/2017

NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220206/A 02/2017

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220206/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate design.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

DB0020A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



4214851/B 08/2019

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-150.

EXAMPLE BOARD LAYOUT

DB0020A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4214851/B 08/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DB0020A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4214851/B 08/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

MECHANICAL DATA

NS (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2023，德州仪器 (TI) 公司