- 3-State Q Outputs Drive Bus Lines Directly
- Counter Operation Independent of 3-State Output
- Fully Synchronous Clear, Count, and Load
- Asynchronous Clear Is Also Provided
- Fully Cascadable
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

The SN74ALS568A decade counter and 'ALS569A binary counters are programmable, count up or down, and offer both synchronous and asynchronous clearing. All synchronous functions are executed on the positive-going edge of the clock (CLK) input.

The clear function is initiated by applying a low level to either asynchronous clear (ACLR) or synchronous clear (SCLR). Asynchronous (direct) clearing overrides all other functions of the device, while synchronous clearing overrides only the other synchronous functions. Data is loaded from the A, B, C, and D inputs by holding load (\overline{LOAD}) low during a positive-going clock transition. The counting function is enabled only when enable P (ENP) and enable T (ENT) are low and ACLR, $\overline{\text{SCLR}}$, and $\overline{\text{LOAD}}$ are high. The up/down (U/ $\overline{\text{D}}$) input controls the direction of the count. These counters count up when U/D is high and count down when U/\overline{D} is low.


SN54ALS569A J PACKAGE										
SN74ALS568A, SN74ALS569A DW OR N PACKAGE										
(TOP VIEW)										

0.15 / A. I. 0.5 00 A

SDAS229A - APRIL 1982 - REVISED JANUARY 1995

	(,	
U/D [CLK [A [B [C [D [ENP [ACLR [SCLR [1 2 3 4 5 6 7 8 9	20 19 18 17 16 15 14 13 12	$\begin{array}{c} V_{CC} \\ \hline CC \hline $
GND	9 10	12 11	

SN54ALS569A . . . FK PACKAGE (TOP VIEW)



A high level at the output-enable (OE) input forces the Q outputs into the high-impedance state, and a low level enables those outputs. Counting is independent of OE. ENT is fed forward to enable the ripple-carry output (RCO) to produce a low-level pulse while the count is zero (all Q outputs low) when counting down or maximum (9 or 15) when counting up. The clocked carry output (CCO) produces a low-level pulse for a duration equal to that of the low level of the clock when $\overline{\text{RCO}}$ is low and the counter is enabled (both $\overline{\text{ENP}}$ and $\overline{\text{ENT}}$ are low); otherwise, CCO is high. CCO does not have the glitches commonly associated with a ripple-carry output. Cascading is normally accomplished by connecting RCO or CCO of the first counter to ENT of the next counter. However, for very high-speed counting, RCO should be used for cascading since CCO does not become active until the clock returns to the low level.

The SN54ALS569A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS568A and SN74ALS569A are characterized for operation from 0°C to 70°C.


SN54ALS569A, SN74ALS568A, SN74ALS569A SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS WITH 3-STATE OUTPUTS SDAS229A – APRIL 1982 – REVISED JANUARY 1995

	FUNCTION TABLE													
			INPU	TS				OPERATION						
OE	ACLR	SCLR	LOAD	ENT	ENP	U/D	CLK	OPERATION						
н	Х	Х	Х	Х	Х	Х	Х	Q outputs disabled						
L	L	Х	Х	Х	Х	Х	Х	Asynchronous clear						
L	Н	L	Х	Х	Х	Х	\uparrow	Synchronous clear						
L	Н	Н	L	Х	Х	Х	\uparrow	Load						
L	н	н	Н	L	L	Н	\uparrow	Count up						
L	н	н	Н	L	L	L	\uparrow	Count down						
L	Н	Н	Н	Н	Х	Х	Х	Inhibit count						
L	Н	Н	Н	Х	Н	Х	Х	Inhibit count						



SDAS229A - APRIL 1982 - REVISED JANUARY 1995

logic symbols[†]




[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SDAS229A - APRIL 1982 - REVISED JANUARY 1995

logic diagrams (positive logic)





SDAS229A - APRIL 1982 - REVISED JANUARY 1995


ALS569A OE _____ U/D _____ CLK 2 ENT 12 18 CCO ENP 7 19 RCO SCLR 9 LOAD 11 A ____ > C1 1D 1<u>6</u> Q_A R 1 в _4 - C1 1D <u>15</u> Q_B ſ R c <u>-</u>5 C1 1D <u>14</u> QC R D _____ > C1 1D <u>13</u> Q_D R 1

logic diagrams (positive logic) (continued)




SDAS229A - APRIL 1982 - REVISED JANUARY 1995

typical load, count, and inhibit sequences





SDAS229A - APRIL 1982 - REVISED JANUARY 1995



typical load, count, and inhibit sequences (continued)



SDAS229A - APRIL 1982 - REVISED JANUARY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}	
Voltage applied to a disabled 3-state output	
Operating free-air temperature range, T _A : SN54ALS569A	
SN74ALS568A, SN74ALS569A	0°C to 70°C
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

				SN	54ALS56	9A	-	74ALS56 74ALS56	-	UNIT
				MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage			4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.7			0.8	V
1		Q outputs				-1			-2.6	mA
юн	High-level output current	CCO and RCO				-0.4			-0.4	
lai	Low-level output current	Q outputs				12			24	mA
IOL		CCO and RCO				4			8	ma
£., .	Clock frequency	SN74ALS568A					0		20	MHz
fclock	Clock frequency	'ALS569A		0		22	0		30	IVITIZ
		ACLR or LOAD low	1	20			15			
		SN74ALS568A	CLK high				25			
tw	Pulse duration		CLK low				25			ns
		'ALS569A	CLK high	20			16.5			
		ALCOUNA	CLK low	23			16.5			
		Data at A, B, C, D		25			20			
		ENP, ENT	High	35			30			
		ENP, ENT	Low	25			20			
		SCLR	Low	20			15			
t _{su}	Setup time before CLK↑	JULK	High (inactive)	35			30			ns
		LOAD	Low	20			15			
		LUAD	High (inactive)	35			30			
		U/D		35			30			
		ACLR inactive		10			10			
th	Hold time after CLK↑ for a	ny input	iy input				0			ns
TA	Operating free-air tempera	ture		-55		125	0		70	°C



SDAS229A - APRIL 1982 - REVISED JANUARY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	SN	54ALS56	9A	SN7 SN7	UNIT			
				MIN	TYP [†]	MAX	MIN	түр†	MAX		
VIK		V _{CC} = 4.5 V,	lı = – 18 mA			-1.5			-1.5	V	
	All outputs	V _{CC} = 4.5 V to 5.5 V,	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2	2		V _{CC} -2	2			
VOH	OH Q outputs	V _{CC} = 4.5 V	I _{OH} = -1 mA	2.4	3.3					V	
	Q Outputs	$v_{CC} = 4.5 v$	I _{OH} = -2.6 mA				2.4	3.2			
	Q outputs		I _{OL} = 12 mA		0.25	0.4		0.25	0.4		
VOL CCO and RCO	$V_{CC} = 4.5 V$	I _{OL} = 24 mA					0.35	0.5	V		
	000	V _{CC} = 4.5 V	$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	v	
	CCO and RCO		I _{OL} = 8 mA					0.35	0.5		
IOZH		V _{CC} = 5.5 V,	V _O = 2.7 V			20			20	μΑ	
IOZL		V _{CC} = 5.5 V,	$V_{O} = 0.4 V$			-20			-20	μΑ	
Ц		V _{CC} = 5.5 V,	VI = 7 V			0.1			0.1	mA	
IIН		V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ	
۱ _{IL}		V _{CC} = 5.5 V,	V _I = 0.4 V			-0.2			-0.2	mA	
	CCO and RCO		N/ 0.05.1/	-15		-70	-15		-70		
10‡	Q outputs	V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	2 mA	
	•		Outputs high		16	26		16	26		
ICC		V _{CC} = 5.5 V	Outputs low		20	32		20	32	mA	
			Outputs disabled		20	32		20	32		

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



SDAS229A - APRIL 1982 - REVISED JANUARY 1995


switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	то (OUTPUT)	Ci R ² R2	V_{CC} = 4.5 V to 5.5 V, C_{L} = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T_{A} = MIN to MAX [†]					
	((201101)	SN54AL	S569A	SN74AL SN74AL				
			MIN	MAX	MIN	MAX			
f	SN74A	LS568A			20		MHz		
f _{max}	'ALS	569A	22		30				
^t PLH	CLK	Any 0	4	21	4	13	ns		
^t PHL	OLK	Any Q	7	19	7	16	115		
^t PLH	CLK	RCO	12	37	12	28	ns		
^t PHL	OLN	RCU	10	28	10	19	115		
^t PLH	CLK		5	17	5	13	ns		
^t PHL	ULK		6	30	6	25			
^t PLH	U/D	RCO	9	31	9	23	ns		
^t PHL	0/D	RCU	9	33	9	19	110		
^t PLH	ENT	RCO	6	21	6	15	ns		
^t PHL	EINI	KCO	4	20	4	13	113		
^t PLH	ENT		5	18	5	13	ns		
^t PHL	EINI		9	32	9	23	113		
^t PLH	ENP		4	18	4	12	ns		
^t PHL	ENP		5	18	5	14	115		
^t PHL	ACLR	Any Q	9	25	9	20	ns		
^t PZH	OE	Am. 0	6	23	6	18	200		
^t PZL	UE	Any Q	6	29	6	24	ns		
^t PHZ	OE	Any Q	1	12	1	10	ns		
^t PLZ			3	29	3	13	115		

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS229A - APRIL 1982 - REVISED JANUARY 1995



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- All input pulses have the following characteristics: PRR \leq 1 MHz, t_f = t_f = 2 ns, duty cycle = 50%. D
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
83025022A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	83025022A SNJ54ALS 569AFK	Samples
8302502RA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8302502RA SNJ54ALS569AJ	Samples
SN54ALS569AJ	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54ALS569AJ	Samples
SN74ALS569ADWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS569A	Samples
SN74ALS569AN	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS569AN	Samples
SNJ54ALS569AFK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	83025022A SNJ54ALS 569AFK	Samples
SNJ54ALS569AJ	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8302502RA SNJ54ALS569AJ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ALS569A, SN74ALS569A :

• Catalog : SN74ALS569A

• Military : SN54ALS569A

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	· · /	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALS569ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

9-Aug-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALS569ADWR	SOIC	DW	20	2000	367.0	367.0	45.0

TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
83025022A	FK	LCCC	20	1	506.98	12.06	2030	NA
SN74ALS569AN	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54ALS569AFK	FK	LCCC	20	1	506.98	12.06	2030	NA

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

FK 20

8.89 x 8.89, 1.27 mm pitch

GENERIC PACKAGE VIEW

LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated