


# **LOW-POWER DUAL 2-INPUT POSITIVE-NAND GATE**


Check for Samples: SN74AUP2G00


### **FEATURES**

- Available in the Texas Instruments NanoStar™ Package
- Low Static-Power Consumption (I<sub>CC</sub> = 0.9 μA Maximum)
- Low Dynamic-Power Consumption (C<sub>pd</sub> = 4.3 pF Typ at 3.3 V)
- Low Input Capacitance (C<sub>i</sub> = 1.5 pF Typical)
- Low Noise Overshoot and Undershoot <10% of V<sub>CC</sub>
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Wide Operating V<sub>CC</sub> Range of 0.8 V to 3.6 V



- 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- t<sub>pd</sub> = 5.9 ns Maximum at 3.3 V
- Suitable for Point-to-Point Applications
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)







See mechanical drawings for dimensions.

### **DESCRIPTION/ORDERING INFORMATION**

The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family ensures a very low static- and dynamic-power consumption across the entire  $V_{CC}$  range of 0.8 V to 3.6 V, resulting in increased battery life (see Figure 1). This product also maintains excellent signal integrity (see the very low undershoot and overshoot characteristics shown in Figure 2).





 $^{(A)}$ SN74AUP2Gxx data at C<sub>I</sub> = 15 pF.

Figure 1. AUP – The Lowest-Power Family

Figure 2. Excellent Signal Integrity

A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



The SN74AUP2G00 performs the Boolean function  $Y = \overline{A \cdot B}$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

NanoStar™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using  $I_{\text{off}}$ . The  $I_{\text{off}}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE <sup>(1)</sup> (2)		ORDERABLE PART NUMBER	TOP-SIDE MARKING (3)
	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YFP (Pb-free)	Reel of 3000	SN74AUP2G00YFPR	HA_
-40°C to 85°C	uQFN – DQE	Reel of 5000	SN74AUP2G00DQER	PN
	QFN - RSE	Reel of 5000	SN74AUP2G00RSER	PN
	SSOP - DCU	Reel of 3000	SN74AUP2G00DCUR	H00_


- (1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (3) DCU: The actual top-side marking has one additional character that designates the wafer fab/assembly site.

  YFP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the wafer fab/assembly site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, = Pb-free).

### **FUNCTION TABLE**

INP	UTS	OUTPUT
Α	В	Y
L	L	Н
L	Χ	Н
Х	L	Н
Н	Н	L

# **LOGIC DIAGRAM (POSITIVE LOGIC)**



Pin number shown are for DCU and DQE packages.



# ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V
VI	Input voltage range <sup>(2)</sup>			4.6	V
Vo	Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup>			4.6	V
Vo	Output voltage range in the high or low stat	re <sup>(2)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±20	mA
	Continuous current through V <sub>CC</sub> or GND			±50	mA
		DCU package		220	°C/W
0	Deal (3)	DQE package		261	
$\theta_{JA}$	Package thermal impedance (3)	RSE package		253	
		YFP package		132	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Submit Documentation Feedback

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



# RECOMMENDED OPERATING CONDITIONS(1)

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		0.8	3.6	V	
		V <sub>CC</sub> = 0.8 V	V <sub>CC</sub>			
.,	High lavel innet valence	V <sub>CC</sub> = 1.1 V to 1.95 V	0.65 × V <sub>CC</sub>		V	
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	1.6		V	
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	2			
		V <sub>CC</sub> = 0.8 V		0		
V	Low level input valtage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	V	
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	V	
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		0.9		
VI	Input voltage		0	3.6	V	
Vo	Output voltage		0	$V_{CC}$	V	
	Ulah laval avtast avesat	V <sub>CC</sub> = 0.8 V		-20	μА	
		V <sub>CC</sub> = 1.1 V		-1.1		
ı		V <sub>CC</sub> = 1.4 V		-1.7		
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 1.65		-1.9	mA	
		$V_{CC} = 2.3 \text{ V}$		-3.1		
		V <sub>CC</sub> = 3 V		-4		
		V <sub>CC</sub> = 0.8 V		20	μΑ	
		V <sub>CC</sub> = 1.1 V		1.1		
	Low-level output current	V <sub>CC</sub> = 1.4 V		1.7		
l <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 1.65 V		1.9		
		V <sub>CC</sub> = 2.3 V				
		$V_{CC} = 3 V$		4		
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 0.8 \text{ V to } 3.6 \text{ V}$		200	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

<sup>(1)</sup> All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. See the TI application report *Implications* of Slow or Floating CMOS Inputs, literature number SCBA004.



# **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	V	T,	<sub>A</sub> = 25°C	T <sub>A</sub> = -40°C	to 85°C	UNIT	
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP MAX	MIN	MAX	UNII	
	$I_{OH} = -20 \mu A$	0.8 V to 3.6 V	V <sub>CC</sub> - 0.1		V <sub>CC</sub> - 0.1			
	I <sub>OH</sub> = -1.1 mA	1.1 V	0.75 × V <sub>CC</sub>		$0.7 \times V_{CC}$			
	$I_{OH} = -1.7 \text{ mA}$	1.4 V	1.11		1.03			
	I <sub>OH</sub> = -1.9 mA	1.65 V	1.32		1.3		.,	
$V_{OH}$	$I_{OH} = -2.3 \text{ mA}$	221/	2.05		1.97		V	
	$I_{OH} = -3.1 \text{ mA}$	2.3 V	1.9		1.85			
	$I_{OH} = -2.7 \text{ mA}$	2.1/	2.72		2.67			
	$I_{OH} = -4 \text{ mA}$	3 V	2.6		2.55			
	I <sub>OL</sub> = 20 μA	0.8 V to 3.6 V		0.1		0.1		
	I <sub>OL</sub> = 1.1 mA	1.1 V		0.3 × V <sub>CC</sub>		0.3 × V <sub>CC</sub>		
	I <sub>OL</sub> = 1.7 mA	1.4 V		0.31		0.37		
	I <sub>OL</sub> = 1.9 mA	1.65 V		0.31		0.35	V	
$V_{OL}$	I <sub>OL</sub> = 2.3 mA	0.01/		0.31		0.33	V	
	I <sub>OL</sub> = 3.1 mA	2.3 V		0.44		0.45		
	I <sub>OL</sub> = 2.7 mA	2.1/		0.31		0.33		
	I <sub>OL</sub> = 4 mA	3 V		0.44		0.45		
I <sub>I</sub> A or B input	$V_I = GND \text{ to } 3.6 \text{ V}$	0 V to 3.6 V		0.1		0.5	μΑ	
l <sub>off</sub>	$V_I$ or $V_O = 0$ V to 3.6 V	0 V		0.2		0.6	μΑ	
$\Delta I_{ m off}$	$V_I$ or $V_O = 0$ V to 3.6 V	0 V to 0.2 V		0.2		0.6	μΑ	
I <sub>cc</sub>	$V_I = GND \text{ or } (V_{CC} \text{ to } 3.6 \text{ V}),$ $I_O = 0$	0.8 V to 3.6 V		0.5		0.9	μА	
ΔI <sub>CC</sub>	$V_I = V_{CC} - 0.6 V^{(1)},$ $I_O = 0$	3.3 V		40		50	μА	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	0 V		1.5			pF	
C <sub>o</sub>	V <sub>O</sub> = GND	3.6 V 0 V		3			pF	

<sup>(1)</sup> One input at  $V_{CC} - 0.6 \text{ V}$ , other input at  $V_{CC}$  or GND

# **SWITCHING CHARACTERISTICS**

over recommended operating free-air temperature range,  $C_L = 5 pF$  (unless otherwise noted) (see Figure 3 and Figure 4)

			, F I ,			, ,	•		,
DADAMETED	FROM	то	V	T,	<sub>A</sub> = 25°C	;	$T_A = -40^{\circ}C$	to 85°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	UNIT
	A or B		0.8 V		19.8				
			1.2 V ± 0.1 V	2.6	7.8	18.8	2.1	19.8	
			1.5 V ± 0.1 V	1.4	5.4	11.8	0.9	13.9	
t <sub>pd</sub>		Ť	1.8 V ± 0.15 V	1	4.3	9	0.5	11.1	ns
			2.5 V ± 0.2 V	1	3	5.9	0.5	7.8	
		3.3 V ± 0.3 V	1	2.4	4.9	0.5	5.9		

Product Folder Link(s): SN74AUP2G00



## **SWITCHING CHARACTERISTICS**

over recommended operating free-air temperature range,  $C_L = 10 \text{ pF}$  (unless otherwise noted) (see Figure 3 and Figure 4)

DADAMETED	FROM	то	V	T,	<sub>λ</sub> = 25°C	;	$T_A = -40^{\circ}C$	to 85°C	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	ONIT	
			0.8 V		23.1					
			1.2 V ± 0.1 V	1.5	8.9	21.1	1	22		
	A or D		1.5 V ± 0.1 V	1	6.3	13.2	0.5	15.1	20	
t <sub>pd</sub>	A or B	Y	1.8 V ± 0.15 V	1	5	10.1	0.5	12.2	ns	
			2.5 V ± 0.2 V	1	3.6	7.4	0.5	9		
			3.3 V ± 0.3 V	1	2.9	5.2	0.5	6.5		

## **SWITCHING CHARACTERISTICS**

over recommended operating free-air temperature range, C<sub>L</sub> = 15 pF (unless otherwise noted) (see Figure 3 and Figure 4)

DADAMETER	FROM	то	V	T,	4 = 25°C	;	T <sub>A</sub> = -40°C	to 85°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	UNII
		V	0.8 V		24.7				
			1.2 V ± 0.1 V	3.6	9.8	21.7	3.1	22.7	
4	A or B		1.5 V ± 0.1 V	2.3	4.6	14	1.8	15.7	
t <sub>pd</sub>	AOIB	Ť	1.8 V ± 0.15 V	1.6	5.5	10.6	1.1	12.6	ns
			2.5 V ± 0.2 V	1	4	7	0.5	8.9	
			3.3 V ± 0.3 V	1	3.3	5.6	0.5	6.9	

## **SWITCHING CHARACTERISTICS**

over recommended operating free-air temperature range,  $C_L = 30 \text{ pF}$  (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	то	Vaa	T,	<sub>A</sub> = 25°C		T <sub>A</sub> = -40°C	to 85°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	V <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	ONII
			0.8 V		31.8				
		V	1.2 V ± 0.1 V	4.9	12.6	26.3	4.4	27	
	A or B			1.5 V ± 0.1 V	3.4	9	16.6	2.9	18.3
t <sub>pd</sub>	AUIB	T	1.8 V ± 0.15 V	2.5	7.3	12.9	2	14.8	ns
			2.5 V ± 0.2 V	1.8	5.4	8.8	1.3	10.5	
			3.3 V ± 0.3 V	1.5	4.5	6.7	1	8.2	

## **OPERATING CHARACTERISTICS**


 $T_{\Delta} = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	TYP	UNIT
			0.8 V	4	
			1.2 V ± 0.1 V	4	
0	Dower dissination conscitance	f 40 MH=	1.5 V ± 0.1 V	4	
$C_{pd}$	Power dissipation capacitance	f = 10 MHz	1.8 V ± 0.15 V	4	pF
			2.5 V ± 0.2 V	4.1	
			3.3 V ± 0.3 V	4.3	

Submit Documentation Feedback




# PARAMETER MEASUREMENT INFORMATION (Propagation Delays, Setup and Hold Times, and Pulse Width)



**LOAD CIRCUIT** 

	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V	V <sub>CC</sub> = 1.5 V ± 0.1 V	$V_{CC}$ = 1.8 V $\pm$ 0.15 V	$V_{CC}$ = 2.5 V $\pm$ 0.2 V	$V_{CC}$ = 3.3 V $\pm$ 0.3 V
C <sub>L</sub>	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V <sub>M</sub>	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2
V <sub>I</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>




- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , for propagation delays  $t_t/t_f = 3$  ns, for setup and hold times and pulse width  $t_t/t_f = 1.2$  ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- F. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms




# PARAMETER MEASUREMENT INFORMATION (Enable and Disable Times)



TEST	S1
t <sub>PLZ</sub> /t <sub>PZL</sub>	2×V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

LOAD CIRCUIT

	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V	V <sub>CC</sub> = 1.5 V ± 0.1 V	$V_{CC}$ = 1.8 V $\pm$ 0.15 V	$V_{CC}$ = 2.5 V $\pm$ 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V
C <sub>L</sub> V <sub>M</sub> V <sub>I</sub> V <sub>∆</sub>	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2
	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
	0.1 V	0.1 V	0.1 V	0.15 V	0.15 V	0.3 V



- ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING
- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \ \Omega$ ,  $t_r/t_f = 3 \ ns$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.
- G. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms





10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AUP2G00DCUR	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	H00R	Samples
SN74AUP2G00DQER	ACTIVE	X2SON	DQE	8	5000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	PN	Samples
SN74AUP2G00RSER	ACTIVE	UQFN	RSE	8	5000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	PN	Samples
SN74AUP2G00YFPR	ACTIVE	DSBGA	YFP	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	HAN	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74AUP2G00:

Automotive: SN74AUP2G00-Q1


NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Jan-2020

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All differsions are norminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP2G00DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74AUP2G00DQER	X2SON	DQE	8	5000	180.0	8.4	1.2	1.6	0.55	4.0	8.0	Q1
SN74AUP2G00RSER	UQFN	RSE	8	5000	180.0	8.4	1.7	1.7	0.7	4.0	8.0	Q2
SN74AUP2G00YFPR	DSBGA	YFP	8	3000	178.0	9.2	0.9	1.75	0.6	4.0	8.0	Q1

www.ti.com 18-Jan-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74AUP2G00DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0	
SN74AUP2G00DQER	X2SON	DQE	8	5000	202.0	201.0	28.0	
SN74AUP2G00RSER	UQFN	RSE	8	5000	202.0	201.0	28.0	
SN74AUP2G00YFPR	DSBGA	YFP	8	3000	220.0	220.0	35.0	



SMALL OUTLINE PACKAGE



## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-187 variation CA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





PLASTIC SMALL OUTLINE - NO LEAD



## NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This package complies to JEDEC MO-287 variation X2EAF.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





DIE SIZE BALL GRID ARRAY




## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY




### NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.





PLASTIC QUAD FLATPACK - NO LEAD




# NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated