SCDS062C - JUNE 1998 - REVISED NOVEMBER 2001

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input Levels
- Bus Hold on Data Inputs/Outputs Eliminates the Need for External Pullup/Pulldown Resistors

#### description

The SN74CBTH16211 provides 24 bits of high-speed TTL-compatible bus switching. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as dual 12-bit bus switches with separate output-enable  $(\overline{OE})$  inputs. It can be used as two 12-bit bus switches or one 24-bit bus switch. When  $\overline{OE}$  is low, the associated 12-bit bus switch is on, and the A port is connected to the B port. When  $\overline{OE}$  is high, the switch is open, and a high-impedance state exists between the two ports.

Active bus-hold circuitry is provided to hold unused or floating A and B ports at a valid logic level

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

## DGG, DGV, OR DL PACKAGE (TOP VIEW)

		т т		ı
NC	<b>[</b> ] 1	$\cup$	56	10E
1A1	<b>[</b> ]2		55	2 <mark>0E</mark>
1A2	[]₃		54	] 1B1
1A3	4		53	] 1B2
1A4	5		52	] 1B3
1A5	<b>[</b> ]6		51	] 1B4
1A6	<b>[</b> ]7		50	] 1B5
GND	<b>∏</b> 8		49	GND
1A7	9		48	] 1B6
1A8	10			] 1B7
1A9	<b>[</b> ] 11		46	] 1B8
1A10	12		45	] 1B9
1A11	13			] 1B10
1A12	[] 14		43	] 1B11
2A1	<b>[</b> ] 15			] 1B12
2A2	<b>[</b> ] 16		41	] 2B1
$V_{CC}$	<b>[</b> ] 17		40	] 2B2
2A3	<b>[</b> ] 18		39	] 2B3
GND	19		38	] GND
2A4	20		37	] 2B4
2A5	21		36	] 2B5
2A6	22		35	] 2B6
2A7	23		34	] 2B7
2A8	24		33	] 2B8
2A9	25		32	] 2B9
2A10	<b>[</b> ] 26		31	2B10
2A11	27		30	]2B11
2A12	28		29	2B12

NC - No internal connection

#### ORDERING INFORMATION

TA	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP – DL Tube SI		SN74CBTH16211DL	CBTH16211
–40°C to 85°C	330F - DL	Tape and reel	SN74CBTH16211DLR	CBIHI0ZII
-40°C 10 85°C	TSSOP – DGG	Tape and reel	SN74CBTH16211DGGR	CBTH16211
	TVSOP – DGV	Tape and reel	SN74CBTH16211DGVR	CYH211

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## FUNCTION TABLE (each bus switch)

INPUT OE	FUNCTION
L	A port = B port
Н	Disconnect

### logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		<i>–</i> 0.5 V	to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)		–0.5 V	to 7 V
Continuous channel current		1	28 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		–	50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2):	DGG package	6	4°C/W
	DGV package	4	8°C/W
	DL package	5	6°C/W
Storage temperature range, T <sub>stg</sub>		–65°C to	150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
Vcc	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
V <sub>IL</sub>	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	ARAMETER		TEST CONDITION	ONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		$V_{CC} = 4.5 V,$	I <sub>I</sub> = -18 mA				-1.2	V
Ī	Control inputs	$V_{CC} = 0 V$ ,	V <sub>I</sub> = 5.5 V				±10	^
l <sub>I</sub>	All inputs	V <sub>CC</sub> = 5.5 V,	$V_I = 5.5 \text{ V or GND}$				±10	μΑ
I <sub>BHL</sub> ‡		$V_{CC} = 4.5 V,$	V <sub>I</sub> = 0.8 V		100			μΑ
IBHH§		$V_{CC} = 4.5 V,$	V <sub>I</sub> = 2 V		-100			μΑ
IBHLO	,¶	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 0 to 5.5 V		500			μΑ
Івнно	) <sup>#</sup>	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0 to 5.5 V		-500			μΑ
Icc		$V_{CC} = 5.5 V$ ,	$I_{O} = 0$ ,	$V_I = V_{CC}$ or GND			3	μΑ
ΔICC	Control inputs	V <sub>CC</sub> = 5.5 V,	One input at 3.4 V,	Other inputs at V <sub>CC</sub> or GND			2.5	mA
		$V_{CC} = 4 \text{ V},$ TYP at $V_{CC} = 4 \text{ V}$	V <sub>I</sub> = 2.4 V,	I <sub>I</sub> = 15 mA		14	20	
r <sub>on</sub> *			V 0	I <sub>I</sub> = 64 mA		5	7	Ω
"'		V <sub>CC</sub> = 4.5 V	V <sub>I</sub> = 0	I <sub>I</sub> = 30 mA		5	7	
			V <sub>I</sub> = 2.4 V,	I <sub>I</sub> = 15 mA		8	12	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC}$  = 5 V (unless otherwise noted),  $T_A$  = 25°C.

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 4 V	V <sub>CC</sub> =	5 V 5 V	UNIT
	(1141 01)	(0011 01)	MIN MAX	MIN	MAX	
$^{t}pd^{\square}$	A or B	B or A	0.35		0.25	ns
t <sub>en</sub>	<u>OE</u>	A or B	9.9	1	9.6	ns
<sup>t</sup> dis	ŌE	A or B	9.5	1	8.3	ns

The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



<sup>&</sup>lt;sup>‡</sup> The bus hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.

<sup>§</sup> The bus hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub> min. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub> min.


<sup>¶</sup> An external driver must source at least I<sub>BHLO</sub> to switch this node from low to high.

<sup>#</sup> An external driver must sink at least IBHHO to switch this node from high to low.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

<sup>\*</sup>Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) terminals.

#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C<sub>I</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \,\Omega$ ,  $t_r \leq 2.5 \,\text{ns}$ ,  $t_r \leq 2.5 \,\text{ns}$ .
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpl 7 and tpH7 are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms





www.ti.com 30-Jun-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74CBTH16211DGGR	LIFEBUY	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTH16211	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 22-Jan-2015

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CBTH16211DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

www.ti.com 22-Jan-2015



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74CBTH16211DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0	



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated