

# 具有电荷泵和预充电输出的 SN74CBTU4411 11 位 4 选 1 多路复用器或多路信号分离器

## 1.8V DDR-II 开关

### 1 特性

- 支持 SSTL\_18 信号电平
- 适用于 DDR-II 应用
- D 端口输出由偏置电压 ( $V_{BIAS}$ ) 预充
- 用于控制输入的內部终端
- 高带宽 (最低 400MHz)
- 平缓的低导通电阻 ( $r_{on}$ ) 特性, ( $r_{on} =$  最大 17 $\Omega$ )
- 内部 400 $\Omega$  下拉电阻器
- 低差分, 上升沿或下降沿偏斜
- 闩锁性能超过 100mA, 符合 JESD 78 II 类规范

### 2 应用

- ATCA 解决方案
- 自动体外除颤器
- 自适应照明
- 血液气体分析器: 便携式
- 蓝牙耳机
- CT 扫描仪
- 摄像机: 监控模拟
- 化学和气体传感器
- DLP 3D 机器视觉和光纤网络


### 3 说明

SN74CBTU4411 器件是一种具备低导通状态电阻 ( $r_{on}$ ) 的高带宽 SSTL\_18 兼容型 FET 多路复用器/多路信号分离器。此器件借助内部电荷泵提高通道晶体管的栅极电压, 提供平缓的低  $r_{on}$ 。平缓的低  $r_{on}$  可实现最短传播延迟, 并且支持数据输入/输出 (I/O) 端口的轨到轨信号传输。该器件还具有非常低的数据 I/O 电容, 以最大限度地减少数据总线上的容性负载和信号失真。通道间匹配的  $r_{on}$  和 I/O 电容会产生极低的差分 and 上升沿/下降沿偏移。得益于此, 该器件可在 DDR-II 应用中表现出卓越性能。

#### 器件信息<sup>(1)</sup>


器件型号	封装	封装尺寸
SN74CBTU4411ZST	NFBGA (72)	7.00mm × 7.00mm

(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。



- 适用于端口 H0 到 H9
- 适用于端口 D0 到 D9
- $r_3 + r_{on} (M3) = 400\Omega$  (典型值)。
- EN 是应用于开关的内部启用信号。

每个 FET 开关 (SW1) 的简化版原理图



- EN\_DQS1、EN\_DQS2、EN1 和 EN2 是应用于开关的内部启用信号。
- $r_4 + r_{on} (M4) = 1k\Omega$  (典型值)。
- $r_5 + r_{on} (M5) = 400\Omega$  (典型值)。
- $r_6 + r_{on} (M6) = 2.3k\Omega$  (典型值)。

每个 FET 开关 (SW2) 的简化版原理图



## Table of Contents


<b>1 特性</b> .....	1	8.3 Feature Description.....	12
<b>2 应用</b> .....	1	8.4 Device Functional Modes.....	12
<b>3 说明</b> .....	1	<b>9 Application and Implementation</b> .....	13
<b>4 Revision History</b> .....	2	9.1 Application Information.....	13
<b>5 Pin Configuration and Functions</b> .....	3	9.2 Typical Application.....	13
<b>6 Specifications</b> .....	6	<b>10 Power Supply Recommendations</b> .....	14
6.1 Absolute Maximum Ratings.....	6	<b>11 Layout</b> .....	15
6.2 ESD Ratings.....	6	11.1 Layout Guidelines.....	15
6.3 Recommended Operating Conditions.....	6	11.2 Layout Example.....	15
6.4 Thermal Information.....	7	<b>12 Device and Documentation Support</b> .....	16
6.5 Electrical Characteristics.....	7	12.1 Documentation Support.....	16
6.6 Switching Characteristics.....	8	12.2 接收文档更新通知.....	16
6.7 Typical Characteristic.....	8	12.3 支持资源.....	16
<b>7 Parameter Measurement Information</b> .....	9	12.4 Trademarks.....	16
7.1 Enable and Disable Times.....	9	<b>13 Electrostatic Discharge Caution</b> .....	16
7.2 Skew and Propagation Delay Times.....	10	<b>14 术语表</b> .....	16
<b>8 Detailed Description</b> .....	11	<b>15 Mechanical, Packaging, and Orderable Information</b> .....	16
8.1 Overview.....	11		
8.2 Functional Block Diagram.....	11		

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

<b>Changes from Revision B (April 2018) to Revision C (September 2021)</b>	<b>Page</b>
• 更新了整个文档中的表格、图和交叉参考的编号格式.....	1
• 更新了数据表，以包含丰富的术语.....	1
<b>Changes from Revision A (February 2016) to Revision B (April 2018)</b>	<b>Page</b>
• Changed the $V_{BIAS\ MAX}$ value From: $0.33 \times V_{DD}$ To: $V_{DD}$ in the <i>Recommended Operating Conditions</i> table....	6
<b>Changes from Revision * (April 2005) to Revision A (February 2016)</b>	<b>Page</b>
• 添加了 ESD 等级表、特性说明部分、器件功能模式、应用和实施部分、电源相关建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分.....	1
• Removed <i>Pin Assignments</i> table due to updated <i>Pin Out Drawing</i> .....	3

## 5 Pin Configuration and Functions



**图 5-1. ZST Package  
72-Pin NFBGA  
Top View**

**表 5-1. Pin Functions**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
0D0	A4	I/O	D0 port0
0D1	B7	I/O	D1 port0
0D2	A10	I/O	D2 port0
0D3	C10	I/O	D3 port0
0D4	F11	I/O	D4 port0

表 5-1. Pin Functions (continued)

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
0D5	J11	I/O	D5 port0
0D6	K9	I/O	D6 port0
0D7	K6	I/O	D7 port0
0D8	K4	I/O	D8 port0
0D9	K1	I/O	D9 port0
0D10	G1	I/O	D10 port0
1D0	A5	I/O	D0 port1
1D1	A7	I/O	D1 port1
1D2	A11	I/O	D2 port1
1D3	D11	I/O	D3 port1
1D4	G11	I/O	D4 port1
1D5	J10	I/O	D5 port1
1D6	L9	I/O	D6 port1
1D7	L6	I/O	D7 port1
1D8	L3	I/O	D8 port1
1D9	J1	I/O	D9 port1
1D10	F1	I/O	D10 port1
2D0	A6	I/O	D0 port2
2D1	A8	I/O	D1 port2
2D2	B11	I/O	D2 port2
2D3	E10	I/O	D3 port2
2D4	H10	I/O	D4 port2
2D5	K11	I/O	D5 port2
2D6	L8	I/O	D6 port2
2D7	L5	I/O	D7 port2
2D8	L2	I/O	D8 port2
2D9	H2	I/O	D9 port2
2D10	E1	I/O	D10 port2
3D0	B6	I/O	D0 port3
3D1	A9	I/O	D1 port3
3D2	C11	I/O	D2 port3
3D3	E11	I/O	D3 port3
3D4	H11	I/O	D4 port3
3D5	L11	I/O	D5 port3
3D6	L7	I/O	D6 port3
3D7	L4	I/O	D7 port3
3D8	L1	I/O	D8 port3
3D9	H1	I/O	D9 port3
3D10	E2	I/O	D10 port3
DQS_EN	A2	I	D10 port output voltage control
ENn	C2	I	Active low enable input
GND	B4, B9, F10, K7, K2, G2, D2	P	Ground
H0	B5	I/O	H port0
H1	B8	I/O	H port1

**表 5-1. Pin Functions (continued)**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
H2	B10	I/O	H port2
H3	D10	I/O	H port3
H4	G10	I/O	H port4
H5	K10	I/O	H port5
H6	K8	I/O	H port6
H7	K5	I/O	H port7
H8	K3	I/O	H port8
H9	J2	I/O	H port9
H10	F2	I/O	H port10
S0	B2	I	Select input control
S1	A1	I	Select input control
TC	B1	I	Termination control input
V <sub>BIAS</sub>	D1	P	Bias voltage
V <sub>DD</sub>	A3, B3, L10	P	Power supply
V <sub>REF</sub>	C1	P	Reference voltage

(1) I = input, O = output, I/O = input and output, P = power

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage	- 0.5	2.5	V
V <sub>IN</sub>	Control input voltage <sup>(2) (3)</sup>	- 0.5	2.5	V
V <sub>I/O</sub>	Switch I/O voltage <sup>(2) (3) (4)</sup>	- 0.5	2.5	V
I <sub>IK</sub>	Control input clamp current	V <sub>IN</sub> < 0 or V <sub>IN</sub> > 0		±50
I <sub>I/O</sub>	I/O port clamp current	V <sub>I/O</sub> < 0 or V <sub>I/O</sub> > 0		±50
I <sub>I/O</sub>	ON-state switch current <sup>(5)</sup>			±100
	Continuous current through V <sub>DD</sub> or GND pins			±100
T <sub>J</sub>	Junction temperature			150
T <sub>stg</sub>	Storage temperature	- 65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under [# 6.3](#) is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground unless otherwise specified.
- (3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (4) V<sub>I</sub> and V<sub>O</sub> are used to denote specific conditions for V<sub>I/O</sub>.
- (5) I<sub>I</sub> and I<sub>O</sub> are used to denote specific conditions for I<sub>I/O</sub>.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2500
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±750

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HGM is possible with the necessary precautions.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Supply voltage	1.7	1.8	1.9	V
V <sub>REF</sub>	Reference supply voltage	0.49 × V <sub>DD</sub>	0.5 × V <sub>DD</sub>	0.51 × V <sub>DD</sub>	V
V <sub>BIAS</sub>	BIAS supply voltage	0	0.3 × V <sub>DD</sub>	V <sub>DD</sub>	V
V <sub>IH</sub>	High-level control input voltage	S	V <sub>REF</sub> + 250 mV		V
		EN, TX, DQS_EN	0.65 × V <sub>DD</sub>		
V <sub>IL</sub>	Low-level control input voltage	S	V <sub>REF</sub> - 250 mV		V
		EN, TX, DQS_EN	0.35 × V <sub>DD</sub>		
V <sub>I/O</sub>	Data input/output voltage	0		V <sub>DD</sub>	V
T <sub>A</sub>	Operating free-air temperature	0		85	°C

- (1) All unused control inputs of the device must be held at V<sub>DD</sub> or GND to ensure proper device operation. See the TI application report, *Implications of Slow or Floating CMOS Inputs (SCBA004)*.

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		SN74CBTU4411	UNIT
		ZST (NFBGA)	
		72 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	97	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	34.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	67.2	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	2	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	69.1	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	—	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Electrical Characteristics

Minimum and maximum limits apply for T<sub>A</sub> = 0°C to 85°C (unless otherwise noted). Typical limits apply for V<sub>DD</sub> = 1.8 V and T<sub>A</sub> = 25°C (unless otherwise noted).<sup>(1)</sup>

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>IK</sub> <sup>(2)</sup>	Control inputs <sup>(3)</sup>	V <sub>DD</sub> = 1.7 V, I <sub>IN</sub> = -18 mA			-1.8	V	
V <sub>BIAS_DQS</sub>	D10	V <sub>DD</sub> = 1.7 V, DQS_EN = V <sub>DD</sub>	1.1		1.275	V	
V <sub>OH</sub>	D10	V <sub>DD</sub> = 1.7 V, DQS_EN = V <sub>DD</sub> , EN = V <sub>DD</sub> , I <sub>O</sub> = 100 μA		1.6	1.8	V	
I <sub>IN</sub>	Control inputs <sup>(3)</sup>	V <sub>DD</sub> = 1.9 V, V <sub>IN</sub> = V <sub>DD</sub> or GND			±1	μA	
I <sub>OZ</sub> <sup>(4)</sup>		V <sub>DD</sub> = 1.9 V, V <sub>O</sub> = 0 to 1.9 V, V <sub>I</sub> = 0, Switch OFF, V <sub>BIAS</sub> open			±10	μA	
I <sub>CC</sub>		V <sub>DD</sub> = 1.9 V, TC = GND, EN = GND, I <sub>I/O</sub> = 0, S0 or S1 input switching at 50% duty cycles, Data I/O are open		0.7	2.5	mA	
		EN = V <sub>DD</sub>			500	μA	
I <sub>CCD</sub>		V <sub>DD</sub> = 1.9 V, TC = GND, EN = GND, I <sub>I/O</sub> = 0, S0 or S1 input switching at 50% duty cycle, Data I/O are open			0.5	mA/MHz <sup>(5)</sup>	
C <sub>in</sub>	S port	V <sub>DD</sub> = 1.9 V, TC = GND, EN = GND, V <sub>IN</sub> = V <sub>REF</sub> ± 250 mV	2.5		3.5	pF	
	EN, TC, DQS_EN inputs	V <sub>DD</sub> = 1.9 V, V <sub>IN</sub> = 0 or 1.9 V		2.5			
C <sub>io(OFF)</sub>	H port	V <sub>I/O</sub> = 0.5 × V <sub>DD</sub> ± 0.4 V, Switch OFF, V <sub>BIAS</sub> open			2.5	pF	
C <sub>io(ON)</sub>		V <sub>I/O</sub> = 0.5 × V <sub>DD</sub> ± 0.4 V, Switch ON, V <sub>BIAS</sub> = GND			4.6	pF	
r <sub>on</sub> <sup>(6)</sup>		V <sub>DD</sub> = 1.7 V, V <sub>I</sub> = 0.5 × V <sub>DD</sub> ± 0.5 V, I <sub>O</sub> = 10 mA	6	10	17	Ω	
Δ r <sub>on(flat)</sub> <sup>(7)</sup>		V <sub>DD</sub> = 1.7 V, DQS_EN = V <sub>DD</sub> , I <sub>O</sub> = 10 mA	V <sub>I</sub> = 0.5 V <sub>DD</sub> ± 0.25 V		1.5	3	Ω
			V <sub>I</sub> = 0.5 V <sub>DD</sub> ± 0.5 V		2.5	5	
r <sub>term</sub>	S port	V <sub>DD</sub> = 1.7 V	110	160	210	Ω	
r <sub>pulldown</sub>	D0 - D10	V <sub>DD</sub> = 1.7 V	DQS_EN = GND		280	400	Ω
	D10		DQS_EN = V <sub>DD</sub> , EN = GND		1600	2300	
r <sub>pullup</sub>	D10	V <sub>DD</sub> = 1.7 V, DQS_EN = V <sub>DD</sub> , EN = GND	700	1000	1300	Ω	

- (1) V<sub>IN</sub> and I<sub>IN</sub> refer to control inputs. V<sub>I</sub>, V<sub>O</sub>, I<sub>I</sub>, and I<sub>O</sub> refer to data pins.
- (2) V<sub>IK</sub> refers to the clamp voltage due to the internal diode, which is connected from each control input to GND.
- (3) For the leakage current test on S0 and S1, EN and TC inputs are set to low.
- (4) For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current. I<sub>OZ</sub> applies only to the H port.
- (5) This frequency of S0 and S1 inputs, for example, for a data I/O rate of 533 Mbit/s, with a burst of 4, the required frequency is for S0 or S1 input is ≈ 66 MHz (533/8). The total I<sub>CC</sub> due to switching S0, S1 will be approximately 27 mA (66 MHz × 0.4 mA/MHz).
- (6) Measured by the voltage drop between the D and H pins at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (D or H) pins.
- (7) Δ r<sub>on(flat)</sub> is the difference of maximum r<sub>on</sub> and minimum r<sub>on</sub> for a specific channel in a specific device.

## 6.6 Switching Characteristics

T<sub>A</sub> = 0°C to 85°C (unless otherwise noted) (see 图 7-1 and 图 7-2)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>	D or H port		400			MHz
	S port <sup>(1)</sup>		84			
t <sub>pd</sub>		From D or H (input) to D or H (output)		297		ps
t <sub>en</sub> (t <sub>pZL</sub> , t <sub>pZH</sub> ) <sup>(2)</sup>		From S (input) to D (output)	750		2100	ps
t <sub>dis</sub> (t <sub>pLZ</sub> , t <sub>pHZ</sub> ) <sup>(2)</sup>		From S (input) to D (output)	750		2100	ps
t <sub>osk</sub>					85	ps
t <sub>esk</sub>					40	ps
t <sub>start</sub> <sup>(3)</sup>				20		μs

(1) EN = GND, TC = GND

(2) V<sub>BIAS</sub> = open

(3) t<sub>start</sub> is the time required for the charge-pump circuit output voltage to reach a steady state value after V<sub>DD</sub> is applied.

## 6.7 Typical Characteristic





图 6-1. ON-State Resistance Across Temperature




## 7 Parameter Measurement Information

### 7.1 Enable and Disable Times



TEST	V <sub>DD</sub>	T1†	R <sub>L</sub>	V <sub>I</sub>	C <sub>L</sub>	V <sub>Δ</sub>
t <sub>PLZ</sub> /t <sub>PZL</sub>	1.8 V ± 0.1 V	2 × V <sub>DD</sub>	1 kΩ	GND	6 pF	0.125 V
t <sub>PHZ</sub> /t <sub>PZH</sub>	1.8 V ± 0.1 V	GND	1 kΩ	V <sub>DD</sub>	6 pF	0.125 V




† T1 is an external terminal.

- C<sub>L</sub> includes probe and jig capacitance.
- Output control applies to select (S0, S1) inputs.
- Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: Z<sub>OS</sub> = 50 Ω, rising and falling edge rate is 1 V/ns.
- The outputs are measured one at a time, with one transition per measurement.
- t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.


图 7-1. Test Circuit and Voltage Waveforms

## 7.2 Skew and Propagation Delay Times



TEST	V <sub>DD</sub>	T1†	R <sub>L</sub>	V <sub>I</sub>	C <sub>L</sub>
t <sub>pd</sub>	1.8 V ± 0.1 V	V <sub>DD</sub>	150 Ω	See waveform	6 pF
t <sub>osk</sub>	1.8 V ± 0.1 V	V <sub>DD</sub>	150 Ω	See waveform	6 pF
t <sub>esk</sub>	1.8 V ± 0.1 V	V <sub>DD</sub>	150 Ω	See waveform	6 pF

† T1 is an external terminal.



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. t<sub>osk</sub> is the difference in output voltage from channel to channel in a specific device.
- C. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub> and t<sub>esk</sub> = |t<sub>PLH</sub> - t<sub>PHL</sub>|
- D. All input pulses are supplied by generators having the following characteristics: Z<sub>OS</sub> = 50 Ω, rising and falling edge rate is 1 V/ns.
- E. The outputs are measured one at a time, with one transition per measurement.

图 7-2. Test Circuit and Voltage Waveforms


## 8 Detailed Description

### 8.1 Overview

The SN74CBTU4411 device is organized as an 11-bit 1-of-4 multiplexer or demultiplexer with a single switch-enable ( $\overline{EN}$ ) input. When  $\overline{EN}$  is low, the switch is enabled and the H port is connected to one of the D ports. Ports D0 to D9 for the disabled channels are connected to  $V_{BIAS}$  through a 400- $\Omega$  resistor.  $DQS\_EN$  determines the output voltage for the disabled D10 ports. When  $DQS\_EN$  is low, this voltage is  $V_{BIAS}$ . When  $DQS\_EN$  is high, the disabled D10 ports are connected to an internal voltage ( $V_{BIAS\_DQS}$ ) source, which is approximately equal to  $0.7 V_{DD}$ .

When  $\overline{EN}$  is high, all the channels are disabled. Ports D0 to D9 are connected to  $V_{BIAS}$ . For the D10 port, the disabled output voltage is determined by the  $DQS\_EN$  input. When  $DQS\_EN$  is low, this voltage is  $V_{BIAS}$ . When  $DQS\_EN$  is high, this voltage is  $V_{DD}$ .

### 8.2 Functional Block Diagram



A.  $r_1 + r_{on}(M1), r_2 + r_{on}(M2) = 160 \Omega$  typical

图 8-1. Logic Diagram (Positive Logic)

### 8.3 Feature Description

The select (S0, S1) inputs control the data path of each multiplexer/demultiplexer. The  $\overline{EN}$  and TC inputs determine the internal termination for S0 and S1 inputs. When  $\overline{EN}$  is low, the termination is determined by the TC input. When both  $\overline{EN}$  and TC are low, termination resistors are disconnected from the S inputs. When  $\overline{EN}$  is low and TC is high, both pullup and pulldown resistors are connected to the S inputs. When  $\overline{EN}$  is high, only the pulldown termination resistors are connected to the S inputs, regardless of the voltage level at the TC input.

### 8.4 Device Functional Modes

表 8-1 和 表 8-2 list the functional modes of the SN74CBTU4411.

表 8-1. Function Table

INPUTS				INPUT/OUTPUT Hn	FUNCTION
$\overline{EN}$	DQS_EN	S1	S0		
L	L	L	L	0Dn	Hn = 0Dn 1Dn, 2Dn, 3Dn connected to $V_{BIAS}$
L	L	L	H	1Dn	Hn = 1Dn 0Dn, 2Dn, 3Dn connected to $V_{BIAS}$
L	L	H	L	2Dn	Hn = 2Dn 0Dn, 1Dn, 3Dn connected to $V_{BIAS}$
L	L	H	H	3Dn	Hn = 3Dn 0Dn, 1Dn, 2Dn connected to $V_{BIAS}$
L	H	L	L	0Dn	H0 - H9 = 0D0 - 0D9 1D0 - 1D9, 2D0 - 2D9, 3D0 - 3D9 connected to $V_{BIAS}$ H10 = 0D10 1D10, 2D10, 3D10 connected to $V_{BIAS\_DQS}$ <sup>(1)</sup>
L	H	L	H	1Dn	H0 - H9 = 1D0 - 1D9 0D0 - 0D9, 2D0 - 2D9, 3D0 - 3D9 connected to $V_{BIAS}$ H10 = 1D10 0D10, 2D10, 3D10 connected to $V_{BIAS\_DQS}$ <sup>(1)</sup>
L	H	H	L	2Dn	H0 - H9 = 2D0 - 2D9 0D0 - 0D9, 1D0 - 1D9, 3D0 - 3D9 connected to $V_{BIAS}$ H10 = 2D10 0D10, 1D10, 3D10 connected to $V_{BIAS\_DQS}$ <sup>(1)</sup>
L	H	H	H	3Dn	H0 - H9 = 3D0 - 3D9 0D0 - 0D9, 1D0 - 1D9, 2D0 - 2D9 connected to $V_{BIAS}$ H10 = 3D10 0D10, 1D10, 2D10 connected to $V_{BIAS\_DQS}$ <sup>(1)</sup>
H	L	X	X	Z	0Dn, 1Dn, 2Dn, 3Dn connected to $V_{BIAS}$
H	H	X	X	Z	0D0 - 0D9, 1D0 - 1D9, 2D0 - 2D9, 3D0 - 3D9 connected to $V_{BIAS}$ 0D10, 1D10, 2D10, 3D10 connected to $V_{DD}$

(1)  $V_{BIAS\_DQS}$  is an internal voltage condition.

表 8-2. Function Table Continued

INPUTS		FUNCTION
$\overline{EN}$	TC	
L	L	Termination resistors disconnected from S inputs
L	H	Termination resistors connected with S inputs
H	X	Pulldown termination resistor connected and pullup termination resistor disconnected from the S inputs

## 9 Application and Implementation

### Note

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

### 9.1 Application Information

The SN74CBTU4411 is suitable for DDR-II applications where high-bandwidth is required. This device has low and flat ON resistance and has internal termination control inputs. The D-ports are precharged by Bias voltage ( $V_{BIAS}$ ).

### 9.2 Typical Application

SN74CBTU4411 is an 11 bit, 1:4 Mux and suitable for high-bandwidth applications.




图 9-1. Typical Application Schematic

#### 9.2.1 Design Requirements

SN74CBTU4411 supports 400-MHz bandwidth on the D or H ports and 84 MHz on the S port. The Enable control from the controller must be activated and depending on the select pins, the data is transferred into one of the peripherals 0 to 3. The Enable control at high will tristate the input or output as per the functional table. See [节 6.3](#) and [节 6.1](#) for other voltage, current and handling parameters.

### 9.2.2 Detailed Design Procedure

The H port signal from the controller can go to one of the 4 peripheral ports depending on the select inputs S0 and S1. The  $V_{BIAS}$  and  $V_{REF}$  can be determined from 节 6.3.

#### 1. Recommended Input Conditions

- For specified high and low levels for all the input control pins, see  $V_{IH}$  and  $V_{IL}$  in 节 6.3.
- Inputs are not overvoltage tolerant and should be below the valid  $V_{DD}$ .

#### 2. Recommend Input/Output Conditions

- The absolute maximum continuous on state switch current for any I/O should not exceed  $\pm 100$  mA.
- The I/O voltage range should not be above  $V_{DD}$  and below ground.

### 9.2.3 Application Curve




图 9-2. Supply Current (Typical) vs Frequency Data

## 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in 节 6.3.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- $\mu$ F capacitor. If there are multiple  $V_{CC}$  pins, TI recommends a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

## 11 Layout

### 11.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

图 11-1 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they are tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it disables the outputs section of the part when asserted. This does not disable the input section of the I/Os, so they also cannot float when disabled.

### 11.2 Layout Example




图 11-1. Layout Diagram

## 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Implications of Slow or Floating CMOS Inputs application report](#)

#### 12.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

#### 12.3 支持资源

TI E2E™ [支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

#### 12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

## 13 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 14 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

## 15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## 重要声明和免责声明

TI 提供技术和可靠性数据 (包括数据表)、设计资源 (包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做任何明示或暗示的担保, 包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任: (1) 针对您的应用选择合适的 TI 产品, (2) 设计、验证并测试您的应用, (3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更, 恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务, TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com/legal/termsofsale.html>) 或 [ti.com](https://www.ti.com) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2021, 德州仪器 (TI) 公司

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74CBTU4411ZSTR	ACTIVE	NFBGA	ZST	72	2000	RoHS & Green	SNAGCU	Level-3-260C-168 HR	0 to 85	CTU4411	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CBTU4411ZSTR	NFBGA	ZST	72	2000	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q1


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74CBTU4411ZSTR	NFBGA	ZST	72	2000	336.6	336.6	31.8

ZST (S-PBGA-N72)

PLASTIC BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Complies to JEDEC MO-195 variation AD (depopulated).
  - D. This package is lead-free. Refer to the 72 GST package (drawing 4206043) for tin-lead (SnPb).

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司