

SN74LV4040A 12 位异步二进制计数器

1 特性

- 2V 至 5.5V V_{CC} 运行
- V_{OLP} (输出接地反弹) 典型值小于 0.8V ($V_{CC} = 3.3V, T_A = 25^\circ C$)
- $V_{CC} = 3.3V, T_A = 25^\circ C$ 时, V_{OHV} (输出 VOH 下冲) 典型值为 2.3V
- 所有端口上均支持以混合模式电压运行
- 高开关输出电压比
- 低开关间串扰
- 单独的开关控制
- 极低输入电流
- I_{off} 支持局部断电模式运行
- 闩锁性能超过 100mA, 符合 JESD 78 II 类规范的要求

2 说明

'LV4040A 器件是 12 位异步二进制计数器, 可从外部获得所有级的输出。

封装信息

器件型号	封装 ¹	封装尺寸 ²
SN74LV4040A	N (PDIP , 16)	19.3mm x 9.4mm
	D (SOIC , 16)	9.9mm x 6mm
	NS (SOP , 16)	10.2mm x 7.8mm
	DB (SSOP , 16)	6.2mm x 7.8mm
	PW (TSSOP , 16)	5mm x 6.4mm
	DGV (TVSOP , 16)	3.6mm x 6.4mm
	RGY (VQFN , 16)	4mm x 3.5mm

1. 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。
2. 封装尺寸 (长 x 宽) 为标称值, 并包括引脚 (如适用)。




图 2-1. 逻辑图 (正逻辑)

Table of Contents

1 特性	1	5.12 Noise Characteristics.....	8
2 说明	1	5.13 Operating Characteristics.....	8
3 Revision History	2	6 Parameter Measurement Information	9
4 Pin Configuration and Functions	3	7 Detailed Description	10
5 Specifications	4	7.1 Overview.....	10
5.1 Absolute Maximum Ratings.....	4	7.2 Functional Block Diagram.....	10
5.2 ESD Ratings.....	4	7.3 Device Functional Modes.....	10
5.3 Recommended Operating Conditions.....	5	8 Device and Documentation Support	11
5.4 Thermal Information.....	5	8.1 Documentation Support (Analog).....	11
5.5 Electrical Characteristics.....	6	8.2 接收文档更新通知.....	11
5.6 Timing Requirements, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$	6	8.3 支持资源.....	11
5.7 Timing Requirements, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$	6	8.4 Trademarks.....	11
5.8 Timing Requirements, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$	6	8.5 静电放电警告.....	11
5.9 Switching Characteristics, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$	7	8.6 术语表.....	11
5.10 Switching Characteristics, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$	7	9 Mechanical, Packaging, and Orderable Information..	11
5.11 Switching Characteristics, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$	8		

3 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision I (May 2005) to Revision J (July 2023)

Page

• 添加了封装信息表、引脚功能表、ESD 等级表、热信息表、器件和文档支持部分以及机械、封装和可订购信息部分.....	1
• Updated thermal values for RθJA: D = 73 to 99.5, PW = 108 to 122.3, all values in °C/W.....	5

4 Pin Configuration and Functions





图 4-1. SN74LV4040A D, DB, DGV, N, NS, or PW Package (Top View)



A. NC - no internal connection

图 4-2. SN74LV4040A RGY Package (Top View)

PIN		TYPE ¹	DESCRIPTION
NAME	NO.		
Q _L	1	O	Q _L output
Q _F	2	O	Q _F output
Q _E	3	O	Q _E output
Q _G	4	O	Q _G output
Q _D	5	O	Q _D output
Q _C	6	O	Q _C output
Q _B	7	O	Q _B output
GND	8	-	Ground
V _{CC}	9	-	Positive supply
Q _K	10	O	Q _K output
Q _J	11	O	Q _J output
Q _H	12	O	Q _H output
Q _I	13	O	Q _I output
CLR	14	I	Clear, active high
CLK	15	I	Clock, falling edge triggered
Q _A	16	O	Q _A output

1. I = input, O = output

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage range	-0.5	7	V
V _I	Input voltage range	-0.5	7	V
V _O	Voltage range applied to any output in the high-impedance or power-off state	-0.5	7	V
V _O	Output voltage range	-0.5 V to V _{CC}	0.5	V
I _{IK}	Input clamp current ⁽²⁾	(V _I < 0)	-20	mA
I _{OK}	Output clamp current ⁽²⁾	(V _O < 0)	±50	mA
I _O	Continuous output current	V _O = 0 to V _{CC}	±25	mA
	Continuous current through V _{CC} or GND		±50	mA
T _{stg}	Storage temperature range	-65	150	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ¹	±2000
		Charged device model (CDM), per JEDEC specification JESD22-C101 ²	±1000

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over recommended operating free-air temperature range (unless otherwise noted)¹

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2	5.5	V
V _{IH}	High-level input voltage	V _{CC} = 2 V	1.5	V
		V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7	
		V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7	
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7	
V _{IL}	Low-level input voltage	V _{CC} = 2 V	0.5	V
		V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.3	
		V _{CC} = 3 V to 3.6 V	V _{CC} × 0.3	
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.3	
V _I	Input voltage	0	5.5	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2 V	-50	μA
		V _{CC} = 2.3 V to 2.7 V	-2	
		V _{CC} = 3 V to 3.6 V	-6	
		V _{CC} = 4.5 V to 5.5 V	-12	
I _{OL}	Low-level output current	V _{CC} = 2 V	50	mA
		V _{CC} = 2.3 V to 2.7 V	2	
		V _{CC} = 3 V to 3.6 V	6	
		V _{CC} = 4.5 V to 5.5 V	12	
Δt/Δv	Input transition rise/fall time	V _{CC} = 2.3 V to 2.7 V	200	ns
		V _{CC} = 3 V to 3.6 V	100	
		V _{CC} = 4.5 V to 5.5 V	20	
T _A	Operating free-air temperature	-40	85	°C

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number [SCBA004](#).

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾	D (SOIC)	DB (SSOP)	DGV (TVSOP)	N (PDIP)	NS (SOP)	PW (TSSOP)	RGY (VQFN)	UNIT
	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	
R _{θJA}	99.5	82	120	67	64	122.3	39	°C/W

(1) For more information about traditional and new thermal metrics, see [Semiconductor and IC Package Thermal Metrics](#).

5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN74LV4040A			UNIT
			MIN	TYP	MAX	
V _{OH}	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} - 0.1			V
	I _{OH} = -2 mA	2.3 V	2			
	I _{OH} = -6 mA	3 V	2.48			
	I _{OH} = -12 mA	4.5 V	3.8			
V _{OL}	I _{OL} = 50 μA	2 V to 5.5 V	0.1			V
	I _{OL} = 2 mA	2.3 V	0.4			
	I _{OL} = 6 mA	3 V	0.44			
	I _{OL} = 12 mA	4.5 V	0.55			
I _I	V _I = 5.5 V or GND	0 to 5.5 V	±1			μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V	20			μA
I _{off}	V _I or V _O = 0 to 5.5 V	0	5			μA
C _i	V _I = V _{CC} or GND	3.3 V	1.9			pF

5.6 Timing Requirements, V_{CC} = 2.5 V ± 0.2 V

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted)

			T _A = 25°C		SN74LV4040A		UNIT
			MIN	MAX	MIN	MAX	
t _w	Pulse duration	CLK high or low	7		7		ns
		CLR high	6.5		6.5		
t _{su}	Setup time	CLR inactive before CLK↓	6.5		6.5		

5.7 Timing Requirements, V_{CC} = 3.3 V ± 0.3 V

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted)

			T _A = 25°C		SN74LV4040A		UNIT
			MIN	MAX	MIN	MAX	
t _w	Pulse duration	CLK high or low	5		5		ns
		CLR high	5		5		
t _{su}	Setup time	CLR inactive before CLK↓	5		5		

5.8 Timing Requirements, V_{CC} = 5 V ± 0.5 V

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted)

			T _A = 25°C		SN74LV4040A		UNIT
			MIN	MAX	MIN	MAX	
t _w	Pulse duration	CLK high or low	5		5		ns
		CLR high	5		5		
t _{su}	Setup time	CLR inactive before CLK↓	5		5		

5.9 Switching Characteristics, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$

over recommended operating free-air temperature range, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ (unless otherwise noted) ([Load Circuit and Voltage Waveforms](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN74LV4040A		UNIT
				MIN	TYP	MAX	MIN	MAX	
f_{\max}			$C_L = 15\text{ pF}$	50 ¹	115 ¹		40 ¹		MHz
			$C_L = 50\text{ pF}$	40	95		35		
t_{PLH}	CLK	Q_A	$C_L = 15\text{ pF}$		8.7 ¹	19.4 ¹	1 ¹	23 ¹	ns
t_{PHL}					8.7 ¹	19.4 ¹	1 ¹	23 ¹	
t_{PHL}	CLR	Any Q	$C_L = 15\text{ pF}$		9.3 ¹	19.9 ¹	1 ¹	24 ¹	
t_{PLH}	$\overline{\text{CLK}}$	Q_A	$C_L = 50\text{ pF}$		10.5	24.1	1	28	
t_{PHL}					10.5	24.1	1	28	
t_{PHL}	CLR	Any Q	$C_L = 50\text{ pF}$		11.7	24.5	1	28	ns
Δt_{pd}	Q_n	Q_{n+1}	$C_L = 50\text{ pF}$		1.7	5.9		7	

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

5.10 Switching Characteristics, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$

over recommended operating free-air temperature range, $V_{CC} = 3.3\text{ V} \pm 0.3$ (unless otherwise noted) ([Load Circuit and Voltage Waveforms](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN74LV4040A		UNIT
				MIN	TYP	MAX	MIN	MAX	
f_{\max}			$C_L = 15\text{ pF}$	75 ¹	160 ¹		75		MHz
			$C_L = 50\text{ pF}$	55	130		50		
t_{PLH}	CLK	Q_A	$C_L = 15\text{ pF}$		6.1 ¹	11.9 ¹	1	14	ns
t_{PHL}					6.1 ¹	11.9 ¹	1	14	ns
t_{PHL}	CLR	Any Q	$C_L = 15\text{ pF}$		7.1 ¹	12.8 ¹	1	15	ns
t_{PLH}	$\overline{\text{CLK}}$	Q_A	$C_L = 50\text{ pF}$		7.5	15.4	1	17.5	ns
t_{PHL}					7.5	15.4	1	17.5	ns
t_{PHL}	CLR	Any Q	$C_L = 50\text{ pF}$		9	16.3	1	18.5	ns
Δt_{pd}	Q_n	Q_{n+1}	$C_L = 50\text{ pF}$		1.2	4.4		5	ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

5.11 Switching Characteristics, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$

over recommended operating free-air temperature range, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted) ([Load Circuit and Voltage Waveforms](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN74LV4040A		UNIT
				MIN	TYP	MAX	MIN	MAX	
f_{\max}			$C_L = 15\text{ pF}$	150 ¹	235 ¹		125		MHz
			$C_L = 50\text{ pF}$	95	185		80		
t_{PLH}	CLK	Q_A	$C_L = 15\text{ pF}$		4.2 ¹	7.3 ¹	1	8.5	ns
t_{PHL}					4.2 ¹	7.3 ¹	1	8.5	ns
t_{PHL}	CLR	Any Q	$C_L = 15\text{ pF}$		5.3 ¹	8.6 ¹	1	10	ns
t_{PLH}	$\overline{\text{CLK}}$	Q_A	$C_L = 50\text{ pF}$		5.3	9.3	1	10.5	ns
t_{PHL}					5.3	9.3	1	10.5	ns
t_{PHL}	CLR	Any Q	$C_L = 50\text{ pF}$		6.8	10.6	1	12	ns
Δt_{pd}	Q_n	Q_{n+1}	$C_L = 50\text{ pF}$		0.8	3.1		3.5	ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

5.12 Noise Characteristics

$V_{CC} = 3.3\text{ V}$, $C_L = 50\text{ pF}$, $T_A = 25^\circ\text{C}$

PARAMETER ⁽¹⁾		SN74LV4040A			UNIT
		MIN	TYP	MAX	
$V_{OL(P)}$	Quiet output, maximum dynamic V_{OL}		0.5	0.8	V
$V_{OL(V)}$	Quiet output, minimum dynamic V_{OL}		-0.5	-0.8	V
$V_{IH(D)}$	High-level dynamic input voltage	2.31			V
$V_{IL(D)}$	Low-level dynamic input voltage			0.99	V


(1) Characteristics for surface-mount packages only.

5.13 Operating Characteristics

$T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS		V_{CC}	TYP	UNIT
C_{pd}	Power dissipation capacitance	$C_L = 50\text{ pF}$,	$f = 10\text{ MHz}$	3.3 V	11.9	pF
				5 V	13.1	

6 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1$ MHz, $Z_O = 50 \Omega$, $t_r \leq 3$ ns, and $t_f \leq 3$ ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

图 6-1. Load Circuit and Voltage Waveforms

7 Detailed Description

7.1 Overview

The 'LV4040A devices are 12-bit asynchronous binary counters with the outputs of all stages available externally. A high level at the clear (CLR) input asynchronously clears the counter and resets all outputs low. The count is advanced on a high-to-low transition at the clock (CLK) input. Applications include time-delay circuits, counter controls, and frequency-dividing circuits.

These devices are fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

7.2 Functional Block Diagram




图 7-1. Logic Diagram (Positive Logic)

7.3 Device Functional Modes

表 7-1. Function Table
(Each Buffer)

INPUTS		FUNCTION
CLK	CLR	
↑	L	No change
↓	L	Advance to next stage
X	H	All outputs L

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Documentation Support (Analog)

8.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

表 8-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN74LV4040A	Click here	Click here	Click here	Click here	Click here

8.2 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

8.3 支持资源

TI E2E™ [支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
所有商标均为其各自所有者的财产。

8.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

8.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2023，德州仪器 (TI) 公司