
# SN75976A-EP 9-CHANNEL DIFFERENTIAL TRANSCEIVER

**DGG PACKAGE** 

SLLS878A-JANUARY 2008-REVISED FEBRUARY 2008

#### **FEATURES**

- Controlled Baseline
  - One Assembly Site
  - One Test Site
  - One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Designed to Operate at up to 20 Million Data Transfers per Second (Fast-20 SCSI)
- Nine Differential Channels for the Data and Control Paths of the Small Computer Systems Interface (SCSI) and Intelligent Peripheral Interface (IPI)
- SN75976A Packaged in Thin Shrink Small-Outline Package with 20-Mil Terminal Pitch (DGG)
- Two Skew Limits Available
- ESD Protection on Bus Terminals Exceeds 12 kV
- Low Disabled Supply Current 8 mA Typical
- Thermal Shutdown Protection
- Positive and Negative Current Limiting
- Power-Up/Down Glitch Protection
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.



Terminals 13 through 17 and 40 through 44 are connected together to the package lead frame and signal ground.

#### **DESCRIPTION/ORDERING INFORMATION**

The SN75976A is an improved replacement for the industry's first 9-channel 485 transceiver – the SN75LBC976. The A version offers improved switching performance, a smaller package, and higher ESD protection. The SN75976A is offered in two versions. The '976A2 skew limits of 4 ns for the differential drivers and 5 ns for the differential receivers complies with the recommended skew budget of the Fast-20 SCSI standard for data transfer rates up to 20 million transfers per second. The '976A1 supports the Fast SCSI skew budget for 10 million transfers per second. The skew limit ensures that the propagation delay times, not only from channel-to-channel but from device-to-device, are closely matched for the tight skew budgets associated with high-speed parallel data buses.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLLS878A-JANUARY 2008-REVISED FEBRUARY 2008



# **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

The patented thermal enhancements made to the 56-pin shrink small-outline package (SSOP) of the SN75976 have been applied to the new, thin shrink, small-outline package (TSSOP). The TSSOP package offers even less board area requirements than the SSOP while reducing the package height to 1 mm. This provides more board area and allows component mounting to both sides of the printed circuit boards for low-profile, space-restricted applications such as small form-factor hard disk drives.

In addition to speed improvements, the '976A can withstand electrostatic discharges exceeding 12 kV using the human-body model, and 600 V using the machine model of MIL-PRF-38535, Method 3015.7 on the RS-485 I/O terminals. This is six times the industry standard and provides protection from the noise that can be coupled into external cables. The other terminals of the device can withstand discharges exceeding 4 kV and 400 V respectively.

Each of the nine channels of the '976A typically meet or exceed the requirements of 485 (1983) and ISO 8482-1987/ TIA TR30.2 referenced by American National Standard of Information (ANSI) Systems, X3.131-1994 (SCSI-2) standard, X2.277-1996 (Fast-20 Parallel Interface), and the Intelligent Peripheral Interface Physical Layer-ANSI X3.129-1986 standard.

The SN75976A is characterized for operation over an ambient air temperature range of -55°C to 125°C.

#### AVAILABLE OPTIONS(1)

т.	SKEW I		PACKAGE <sup>(2)(3)</sup>
'A	DRIVER	RECEIVER	TSSOP (DGG)
–55°C to 125°C	8	9	SN75976A1MDGGREP

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

<sup>(2)</sup> Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

<sup>(3)</sup> The R suffix indicates taped and reeled packages.

# SN75976A-EP 9-CHANNEL DIFFERENTIAL TRANSCEIVER

SLLS878A-JANUARY 2008-REVISED FEBRUARY 2008


#### **TERMINAL FUNCTIONS**

TERM	MINAL	LOGIC	I/O	TERMINATION	DESCRIPTION
NAME	NO.	LEVEL	1/0	TERMINATION	DESCRIPTION
1A to 9A	4, 6, 8, 10, 19, 21, 23, 25, 27	TTL	I/O	Pullup	1A to 9A carry data to and from the communication controller.
1B- to 9B-	29, 31, 33, 35, 37, 46, 48, 50, 52	RS-485	1/0	Pulldown	1B- to 9B- are the inverted data signals of the balanced pair to/from the bus.
1B+ to 9B+	30, 32, 34, 36, 38, 47, 49, 51, 53	RS-485	1/0	Pullup	1B+ to 9B+ are the noninverted data signals of the balanced pair to/from the bus.
BSR	2	TTL	Input	Pullup	BSR is the bit significant response. BSR disables receivers 1 through 8 and enables wired-OR drivers when BSR and DE/RE and CDE1 or CDE2 are high. Channel 9 is placed in a high-impedance state with BSR high.
CDE0	54	TTL	Input	Pulldown	CDE0 is the common driver enable 0. Its input signal enables all drivers when CDE0 and 1DE/RE – 9DE/RE are high.
CDE1	55	TTL	Input	Pulldown	CDE1 is the common driver enable 1. Its input signal enables drivers1 to 4 when CDE1 is high and BSR is low.
CDE2	56	TTL	Input	Pulldown	CDE2 is the common driver enable 2. When CDE2 is high and BSR is low, drivers 5 to 8 are enabled.
CRE	3	TTL	Input	Pullup	CRE is the common receiver enable. When high, CRE disables receiver channels 5 to 9.
1DE/RE to 9DE/RE	5, 7, 9, 11, 20, 22, 24, 26, 28	TTL	Input	Pullup	1DE/RE-9DE/RE are direction controls that transmit data to the bus when it and CDE0 are high. Data is received from the bus when 1DE/RE-9DE/RE and CRE and BSR are low and CDE1 and CDE2 are low.
GND	1, 13, 14, 15, 16, 17, 40, 41, 42, 43, 44	NA	Power	NA	GND is the circuit ground. All GND terminals except terminal 1 are physically tied to the die pad for improved thermal conductivity. (1)
V <sub>CC</sub>	12, 18, 39, 45	NA	Power	NA	Supply voltage

 $<sup>\</sup>hbox{(1)} \quad \hbox{Terminal 1 must be connected to signal ground for proper operation.}$ 




# **LOGIC DIAGRAM (POSITIVE LOGIC)**






#### **SCHEMATICS OF INPUTS AND OUTPUTS**



# SN75976A-EP 9-CHANNEL DIFFERENTIAL TRANSCEIVER





# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range (2)		-0.3	6	V
	Bus voltage range		-10	15	V
	Data I/O and control (A side) voltage	range	-0.3	$V_{CC} + 0.5$	V
IO	Receiver output current			±40	mA
		B side and GND, Class 3, A:(3)		12	kV
	Floatrostatio discharge	B side and GND, Class 3, B <sup>(3)</sup>		400	V
	Electrostatic discharge	All terminals, Class 3, A:		4	kV
		All terminals, Class 3, B:		400	V
T <sub>stg</sub>	Storage temperature		-65	150	°C
	Continuous total power dissipation (4)			Internally	Limited

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# **Dissipation Ratings**

PACKAGE	T <sub>A</sub> ≤ 25°C	OPERATING FACTOR (1) ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
DGG	2500 mW	20 mW/°C	1600 mW	_

<sup>(1)</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

# **Package Thermal Characteristics**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{q\theta JA}$	Junction-to-ambient thermal resistance	DGG, board-mounted, no air flow		50		°C/W
$R_{\theta JC}$	Junction-to-case thermal resistance	DGG		27		°C/W
$T_{JS}$	Thermal-shutdown junction temperature			165		°C


Submit Documentation Feedback

<sup>(2)</sup> All voltage values are with respect to the GND terminals.

<sup>(3)</sup> This absolute maximum rating is tested in accordance with MIL-STD-883, Method 3015.7.

<sup>(4)</sup> The maximum operating junction temperature is internally limited. Use the Dissipation Rating Table to operate below this temperature.





- A. See Datasheet for Absolute Maximum and Minimum Recommended Operating Conditions.
- B. Silicon Operating ife Design Goal is 10 years @105°C Junction Temperature (does not include package interconnect life).
- C. Enhanced Plastic Product Disclaimer Applies.
- D. Long-term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See Chart for additional information on thermal derating. Electromigration failure mode applies to powered part, Kirkendall voiding failure mode is a function of temperature only.

Figure 1. SN75976A-EP Operating Life Derating Chart

# **Recommended Operating Conditions**

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.75	5	5.25	V
V <sub>IH</sub>	High-level input voltage	Except nB+, nB-(1)	2			V
V <sub>IL</sub>	Low-level input voltage	Except nB+, nB-(1)			0.8	V
Vo. Vi.		nB+ or nB-			12	V
or V <sub>IC</sub>	$V_{O}, V_{I},$ or $V_{IC}$ Voltage at any bus terminal (separately or common-mode) $nB+c$				-7	V
	High lovel output ourrent	Driver			-60	A
IOH	High-level output current	Receiver			-8	mA
	Low lovel output ourront	Driver			60	A
I <sub>OL</sub> Low-level output current		Receiver			8	mA
T <sub>A</sub>	Operating free-air temperature	SN75976A	-55		125	°C

(1) n = 1 - 9



#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS			TYP <sup>(1)</sup>	MAX	UNIT
	Driver differential bink level autout	S1 to A,	$V_{T} = 5 V$ ,	See Figure 2	0.7			
V <sub>ODH</sub>	Driver differential high-level output voltage	S1 to B, See Figure 1		V <sub>T</sub> = 5 V,	0.7			V
		S1 to A, T <sub>C</sub> ≥ 25°C		$V_T = 5 V$ , See Figure 2	0.7	-1.4		
$V_{ODL}$	Driver differential low-level output voltage	S1 to B,	$V_T = 5 V$ ,	See Figure 2	0.7	-1.8		V
		S1 to A, See Figure 1		$V_T = 5 V$ ,	-0.8	-1.4		
V <sub>OH</sub>	High-level output voltage	A side, $I_{OH} = -8 \text{ mA}$		V <sub>ID</sub> = 200 mV, See Figure 4	4	4.5		V
		B side,	$V_T = 5 V$ ,	See Figure 2		3		
V <sub>OL</sub>	Low-level output voltage	A side, I <sub>OH</sub> = 8 mA		$V_{ID} = -200 \text{ mV},$ See Figure 4		0.6	0.8	V
	-	A side,	$V_T = 5 V$ ,	See Figure 2		1		
V <sub>IT+</sub>	Receiver positive-going differential input threshold voltage	$I_{OH} = -8 \text{ mA},$		See Figure 4			0.2	V
V <sub>IT</sub>	Receiver negative-going differential input threshold voltage	I <sub>OL</sub> = 8 mA,		See Figure 4			-0.2	V
V <sub>hys</sub>	Receiver input hysteresis (V <sub>IT+</sub> – V <sub>IT-</sub> )	V <sub>CC</sub> = 5 V,		T <sub>A</sub> = 25°C	24	45		mV
		V <sub>IH</sub> = 12 V,	$V_{CC} = 5 V$ ,	Other input at 0 V		0.4	1	
	Pue input ourrent	V <sub>IH</sub> = 12 V,	$V_{CC} = 0$ ,	Other input at 0 V		0.5	1	mA
I <sub>I</sub>	Bus input current	$V_{IH} = -7 V$ ,		Other input at 0 V		-0.4	-0.8	ША
		$V_{IH} = -7 V$ ,	$V_{CC} = 0$ ,	Other input at 0 V		-0.3	-0.8	
L	High-level input current	A, BSR, DE/RE	, and CRE,	V <sub>IH</sub> = 2 V			-100	μΑ
I <sub>IH</sub>	riigh-ieveriiiput current	CDE0, CDE1,	and CDE2,	$V_{IH} = 2V$			100	μΑ
L.	Low-level input current	A, BSR, DE/RE	, and CRE,	$V_{IL} = 0.8 V$			-100	μА
I <sub>IL</sub>	Low-level input current	CDE1, CDE1,	and CDE2,	$V_{IL} = 0.8 V$			100	μΛ
Ios	Short circuit output current	nB+ or nB-					±260	mA
loz	High-impedance-state output current	Α			Se	e I <sub>IH</sub> and I	IL	
I <sub>OZ</sub>	Tilgh-impedance-state output current	nB+ or nB-				See I <sub>I</sub>		
		Disabled					10	
I <sub>CC</sub>	Supply current	All drivers enabled, no load					60	mA
		All receivers er	nabled, no load				45	
C <sub>O</sub>	Output capacitance	nB+ or nB- to	GND			18		pF
C <sub>pd</sub>	Power dissipation capacitance <sup>(2)</sup>	Receiver				40		pF
Эра	1 over dissipation capacitance	Driver		_		100		Pi

# **Driver Switching Characteristics**

over recommended operating conditions (unless otherwise noted)

	PARAMETER			ONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>pd</sub>	Propagation delay time, t <sub>PHL</sub> or t <sub>PLH</sub> (see Figures 2 and 3)	'976A1	V <sub>CC</sub> = 5 V,	T <sub>A</sub> = 25°C			15	ns
t <sub>sk(lim)</sub>	Skew limit, maximum $t_{pd}$ – minimum $t_{pd}^{(2)}$	'976A1					8	ns
t <sub>sk(p)</sub>	Pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub>						4	ns

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C. 
(2)  $C_{pd}$  determines the no-load dynamic supply current consumption,  $I_S$  =  $C_{PD} \times V_{CC} \times f + I_{CC}$ .

All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C. This parameter is applicable at one  $V_{CC}$  and operating temperature within the recommended operating conditions and to any two devices.

SLLS878A-JANUARY 2008-REVISED FEBRUARY 2008

# **Driver Switching Characteristics (continued)**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP <sup>(1)</sup> MAX	UNIT
t <sub>f</sub>	Fall time	S1 to B, See Figure 3	4	ns
t <sub>r</sub>	Rise time	See Figure 3	8	ns
t <sub>en</sub>	Enable time, control inputs to active output		60	ns
t <sub>dis</sub>	Disable time, control inputs to high-impedance output		140	ns
t <sub>PHZ</sub>	Propagation delay time, high-level to high-impedance output		120	ns
t <sub>PLZ</sub>	Propagation delay time, low-level to high-impedance output	Con Figures Cond 7	120	ns
t <sub>PZH</sub>	Propagation delay time, high-impedance to high-level output	See Figures 6 and 7	60	ns
t <sub>PZL</sub>	Propagation delay time, high-impedance to low-level output		60	ns

# **Receiver Switching Characteristics**


over recommended operating conditions (unless otherwise noted)

	PARAMETER			ONDITIONS	MIN TYP <sup>(1)</sup>	MAX	UNIT
t <sub>pd</sub>	Propagation delay time, t <sub>PHL</sub> or t <sub>PLH</sub> (see Figures 4 and 5)	'976A1	V <sub>CC</sub> = 5 V,	T <sub>A</sub> = 25°C		19	ns
t <sub>sk(lim)</sub>	Skew limit, maximum $t_{pd}$ – minimum $t_{pd}^{(2)}$	'976A1				9	ns
t <sub>sk(p)</sub>	Pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub>				0.6	4	ns
t <sub>t</sub>	Transition time (t <sub>r</sub> or t <sub>f</sub> )		See Figure 5		2		ns
t <sub>en</sub>	Enable time, control inputs to active output					70	ns
t <sub>dis</sub>	Disable time, control inputs to high-impedar	nce output				80	ns
t <sub>PHZ</sub>	Propagation delay time, high-level to high-in output	mpedance				80	ns
t <sub>PLZ</sub>	Propagation delay time, low-level to high-im output	npedance	Soo Eiguroo 9	and 0		70	ns
t <sub>PZH</sub>	Propagation delay time, high-impedance to high-level output		See rigules o	See Figures 8 and 9		70	ns
t <sub>PZL</sub>	Propagation delay time, high-impedance to output	low-level				70	ns

All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C. This parameter is applicable at one  $V_{CC}$  and operating temperature within the recommended operating conditions and to any two




#### PARAMETER MEASUREMENT INFORMATION



- <sup>†</sup> CDE0 and DE/RE are at 2 V, BSR is at 0.8 V and, for the SN75976A only, all others are open.
- <sup>‡</sup> For the SN75976A only, all nine drivers are enabled, similarly loaded, and switching.
- A. All input pulses are supplied by a generator having the following characteristics:  $t_r \le 6$  ns,  $t_f \le 6$  ns, PRR  $\le 1$  MHz, duty cycle = 50%,  $Z_O = 50$   $\Omega$ .
- B. All resistances are in  $\Omega$  and  $\pm$  5%, unless otherwise indicated.
- C. All capacitances are in pF and ± 10%, unless otherwise indicated.
- D. All indicated voltages are ± 10 mV.

Figure 2. Driver Test Circuit, Currents, and Voltages




- A. All input pulses are supplied by a generator having the following characteristics:  $t_r \le 6$  ns,  $t_f \le 6$  ns, PRR  $\le 1$  MHz, duty cycle = 50%,  $Z_O = 50$   $\Omega$ .
- B. All resistances are in  $\Omega$  and  $\pm$  5%, unless otherwise indicated.
- C. All capacitances are in pF and  $\pm$  10%, unless otherwise indicated.
- D. All indicated voltages are ± 10 mV.

Figure 3. Driver Delay and Transition Time Test Waveforms




# PARAMETER MEASUREMENT INFORMATION (continued)



- † CDE0, CDE1, CDE2, BSR, CRE, and DE/RE at 0.8 V
- <sup>‡</sup> For the SN75976A only, all nine receivers are enabled and switching.
- A. All input pulses are supplied by a generator having the following characteristics:  $t_r \le 6$  ns,  $t_f \le 6$  ns, PRR  $\le 1$  MHz, duty cycle = 50%,  $Z_O = 50$   $\Omega$ .
- B. All resistances are in  $\Omega$  and  $\pm$  5%, unless otherwise indicated.
- C. All capacitances are in pF and ± 10%, unless otherwise indicated.
- D. All indicated voltages are ± 10 mV.

Figure 4. Receiver Propagation Delay and Transition Time Test Circuit




- A. All input pulses are supplied by a generator having the following characteristics:  $t_r \le 6$  ns,  $t_f \le 6$  ns, PRR  $\le 1$  MHz, duty cycle = 50%,  $Z_O = 50$   $\Omega$ .
- B. All resistances are in  $\Omega$  and  $\pm$  5%, unless otherwise indicated.
- C. All capacitances are in pF and ± 10%, unless otherwise indicated.
- D. All indicated voltages are  $\pm$  10 mV.

Figure 5. Receiver Delay and Transition Time Waveforms



# PARAMETER MEASUREMENT INFORMATION (continued)




<sup>†</sup> Includes probe and jig capacitance in two places.

- A. All input pulses are supplied by a generator having the following characteristics:  $t_r \le 6$  ns,  $t_f \le 6$  ns, PRR  $\le 1$  MHz, duty cycle = 50%,  $Z_O = 50$   $\Omega$ .
- B. All resistances are in  $\Omega$  and  $\pm$  5%, unless otherwise indicated.
- C. All capacitances are in pF and ± 10%, unless otherwise indicated.
- D. All indicated voltages are ± 10 mV.

Figure 6. Driver Enable and Disable Time Test Circuit

Table 1. Enabling For Driver Enable and Disable Time


DRIVER	BSR	CDE0	CDE1	CDE2	CRE
1 – 8	Н	Н	L	L	X
9	L	Н	Н	Н	Н



- A. All input pulses are supplied by a generator having the following characteristics:  $t_r \le 6$  ns,  $t_f \le 6$  ns, PRR  $\le 1$  MHz, duty cycle = 50%,  $Z_O = 50$   $\Omega$ .
- B. All resistances are in  $\Omega$  and  $\pm$  5%, unless otherwise indicated.
- C. All capacitances are in pF and ± 10%, unless otherwise indicated.
- D. All indicated voltages are ± 10 mV.


Figure 7. Driver Enable Time Waveforms





- <sup>†</sup> CDE0 is high, CDE1, CDE2, BSR, and  $\overline{\text{CRE}}$  are low and, for the SN75976A only, all others are open.
- <sup>‡</sup> Includes probe and jig capacitance.
- A. All input pulses are supplied by a generator having the following characteristics:  $t_r \le 6$  ns,  $t_f \le 6$  ns, PRR  $\le 1$  MHz, duty cycle = 50%,  $Z_O = 50$   $\Omega$ .
- B. All resistances are in  $\Omega$  and  $\pm$  5%, unless otherwise indicated.
- C. All capacitances are in pF and ± 10%, unless otherwise indicated.
- D. All indicated voltages are ± 10 mV.

Figure 8. Receiver Enable and Disable Time Test Circuit




- A. All input pulses are supplied by a generator having the following characteristics:  $t_r \le 6$  ns,  $t_f \le 6$  ns, PRR  $\le 1$  MHz, duty cycle = 50%,  $Z_O = 50$   $\Omega$ .
- B. All resistances are in  $\Omega$  and  $\pm$  5%, unless otherwise indicated.
- C. All capacitances are in pF and ± 10%, unless otherwise indicated.
- D. All indicated voltages are ± 10 mV.

Figure 9. Receiver Enable and Disable Time Waveforms




# **TYPICAL CHARACTERISTICS**






# **TYPICAL CHARACTERISTICS (continued)**





# **TYPICAL CHARACTERISTICS (continued)**

# DRIVER OUTPUT CURRENT vs SUPPLY VOLTAGE





SLLS878A-JANUARY 2008-REVISED FEBRUARY 2008

#### **APPLICATION INFORMATION**

Table 2. Typical Signal and Terminal Assignments (1)(2)

SIGNAL	TERMINAL	SCSI DATA	SCSI CONTROL	IPI DATA	IPI CONTROL
CDE0	54	DIFFSENSE	DIFFSENSE	V <sub>CC</sub>	V <sub>CC</sub>
CDE1	55	GND	GND	XMTA, XMTB	GND
CDE2	56	GND	GND	XMTA, XMTB	SLAVE/MASTER
BSR	2	GND	GND	GND, BSR	GND
CRE	3	GND	GND	GND	V <sub>CC</sub>
1A	4	DB0, DB8	ATN	AD7, BD7	NOT USED
1DE/RE	5	DBE0, DBE8	INIT EN	GND	GND
2A	6	DB1, DB9	BSY	AD6, BD6	NOT USED
2DE/RE	7	DBE1, DBE9	BSY EN	GND	GND
ЗА	8	DB2, DB10	ACK	AD5, BD5	SYNC IN
3DE/RE	9	DBE2, DBE10	INIT EN	GND	GND
4A	10	DB3, DB11	RST	AD4, BD4	SLAVE IN
4DE/RE	11	DBE3, DBE11	GND	GND	GND
5A	19	DB4, DB12	MSG	AD3, BD3	NOT USED
5DE/RE	20	DBE4, DBE12	TARG EN	GND	GND
6A	21	DB5, DB13	SEL	AD2, BD2	SYNC OUT
6DE/RE	22	DBE5, DBE13	SEL EN	GND	GND
7A	23	DB6, DB14	C/D	AD1, BD1	MASTER OUT
7DE/RE	24	DBE6, DBE14	TARG EN	GND	GND
8A	25	DB7, DB15	REQ	AD0, BD0	SELECT OUT
8DE/RE	26	DBE7, DBE15	TARG EN	GND	GND
9A	27	DBP0, DBP1	I/O	AP, BP	ATTENTION IN
9DE/RE	28	DBPE0, DBPE1	TARG EN	XMTA, XMTB	V <sub>CC</sub>

#### (1) ABBREVIATIONS:

DBn = data bit n, where n = (0, 1, ..., 15)

DBEn = data bit n enable, where n = (0, 1, ..., 15)

DBP0 = parity bit for data bits 0 through 7 or IPI bus A

DBPE0 = parity bit enable for P0

DBP1 = parity bit for data bits 8 through 15 or IPI bus B

DBPE1 = parity bit enable for P1

ADn or BDn = IPI Bus A – Bit n (ADn) or Bus B – Bit n (BDn), where n = (0, 1, ..., 7)

AP or BP = IPI parity bit for bus A or bus B

XMTA or XMTB = transmit enable for IPI bus A or B

BSR = bit significant response

INIT EN = common enable for SCSI initiator mode


TARG EN = common enable for SCSI target mode

(2) Signal inputs are shown as active high. When only active-low inputs are available, logic inversion is accomplished by reversing the B+ and B- connector terminal assignments.



# **Function Tables**

#### **RECEIVER**




INP	UTS	OUTPUT			
B+(B)	B+(B) B-(B)				
L	Н	L			
Н	L	Н			

#### DRIVER




INPUT	OUT	PUTS
Α	B+	B-
L	L	Н
Н	Н	L

#### **TRANSCEIVER**




	INPL	JTS		C	UTPU	TS
DE/RE	Α	B+(B)	B-(B)	Α	B+	B-
L	_	L	Н	L	_	_
L	_	Н	L	Н	_	_
Н	L	_	_	_	L	Н
Н	Н	_	-	_	Н	L

#### **DRIVER WITH ENABLE**




INPUT	rs	OUTP	UTS
DE/RE	Α	B+	B-
L	L	Z	Z
L	Н	Z	Z
Н	L	L	Н
Н	Н	Н	L

#### WIRED-OR DRIVER



INPUT	OUTPUTS				
Α	B+	B-			
L	Z	Z			
Н	Н	L			


#### TWO-ENABLE INPUT DRIVER




INPUT	rs	OUTF	PUTS
DE/RE	Α	B+	B-
L	L	Z	Z
L	Н	Н	L
Н	L	L	Н
Н	Н	Н	L

- A. H = high level, L = low level, X = irrelevant, Z = high impedance (off)
- B. An H in this column represents a voltage of 200 mV or higher than the other bus input. An L represents a voltage of 200 mV or lower than the other bus input. Any voltage less than 200 mV results in an indeterminate receiver output.







# (a) ACTIVE-HIGH BIDIRECTIONAL I/O WITH SEPARATE ENABLE




(c) WIRED-OR DRIVER AND ACTIVE-HIGH INPUT



# (b) ACTIVE-LOW BIDIRECTIONAL I/O WITH SEPARATE ENABLE



(d) SEPARATE ACTIVE-HIGH INPUT, OUTPUT, AND ENABLE



- (e) SEPARATE ACTIVE-LOW INPUT AND OUTPUT AND ACTIVE-HIGH ENABLE
- $V_{CC}$   $\downarrow 620 \Omega(A)$   $\uparrow nA$   $\uparrow nB+$   $\uparrow nB \uparrow nDE/RE$   $\downarrow 620 \Omega$ 
  - (f) WIRED-OR DRIVER AND ACTIVE-LOW INPUT


- A. When 0 is open drain
- B. Must be open-drain or 3-state output
- C. The BSR, CRE, A, and DE/RE inputs have internal pullup resistors. CDE0, CDE1, and CDE2 have internal pulldown resistors.

Figure 19. Typical SCSI Transceiver Connections



# **Channel Logic Configurations With Control Input Logic**

The following logic diagrams show the positive-logic representation for all combinations of control inputs. The control inputs are from MSB to LSB; the BSR, CDE0, CDE1, CDE2, and  $_{\rm CRE}$  bit values are shown below the diagrams. Channel 1 is at the top of the logic diagrams; channel 9 is at the bottom of the logic diagrams.









Figure 28. 01000





Submit Documentation Feedback






Figure 35. 01111

Figure 36. 10000 and 10001




Figure 37. 10010 and 10011

Figure 38. 10100 and 10101




Figure 39. 10110 and 10111






Figure 43. 11110 and 11111



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN75976A1MDGGREP	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	2E976A1EP	Samples
V62/08614-01XE	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	2E976A1EP	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

#### OTHER QUALIFIED VERSIONS OF SN75976A-EP:

• Military: SN55976A

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product


• Military - QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

# TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**



# TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75976A1MDGGREP	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Jul-2012




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75976A1MDGGRE	P TSSOP	DGG	56	2000	367.0	367.0	45.0



SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated