
SN75ALS1177, SN75ALS1178 DUAL DIFFERENTIAL DRIVERS AND RECEIVERS

SLLS154B - MARCH 1993 - REVISED FEBRUARY 2001

- Meet or Exceed Standards TIA/EIA-422-B and TIA/EIA-485-A
- Designed for Multipoint Bus Transmission on Long Bus Lines in Noisy Environments
- Low Supply-Current Requirement 50 mA Max
- Driver Positive- and Negative-Current Limiting
- Driver Common-Mode Output Voltage Range of -7 V to 12 V
- Thermal Shutdown Protection
- Driver 3-State Outputs Active-High Enable
- Receiver Common-Mode Input Voltage Range of -12 V to 12 V
- Receiver Input Sensitivity . . . ±200 mV
- Receiver Hysteresis . . . 50 mV Typ
- Receiver High Input Impedance . . . 12 kΩ Min
- Receiver 3-State Outputs Active-Low Enable for SN75ALS1177 Only
- Operate From Single 5-V Supply

SN75ALS1177 ... N OR NS PACKAGE (TOP VIEW) 1B l 16 V_{CC} 15 1D 1A 🛮 2 1R **∏** 3 14 1 1Y RE [4 13 T 1Z 12 DE 2R 🛮 5 2А П 11 **[**] 27 2B 🛮 7 10 2Y GND 8 9 🛮 2D

SN75ALS1178...N OR NS PACKAGE (TOP VIEW)



description

The SN75ALS1177 and SN75ALS1178 dual differential drivers and receivers are integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet standards TIA/EIA-422-B and TIA/EIA-485-A.

The SN75ALS1177 combines dual 3-state differential line drivers and dual 3-state differential input line receivers, both of which operate from a single 5-V power supply. The drivers and receivers have active-high and active-low enables, respectively, which can be externally connected together to function as direction control. The SN75ALS1178 drivers each have an individual active-high enable. Fail-safe design ensures that when the receiver inputs are open, the receiver outputs are always high.

The SN75ALS1177 and SN75ALS1178 are characterized for operation from 0°C to 70°C.

AVAILABLE OPTIONS

	PACKAGI	ED DEVICES
TA	PLASTIC DIP (N)	PLASTIC SMALL OUTLINE (NS)
	SN75ALS1177N	SN75ALS1177NSR
0°C to 70°C		

The NS package is only available taped and reeled. Add the suffix R to the device type (e.g., SN75ALS1177NSR).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Function Tables

SN75ALS1177, SN75ALS1178 (each driver)

INPUT	ENABLE	OUTPUTS			
D	DE	Y	Z		
Н	Н	Н	L		
L	Н	L	Н		
Х	L	Z	Z		

SN75ALS1177 (each receiver)


DIFFERENTIAL A–B	ENABLE RE	OUTPUT Y
$V_{ID} \ge 0.2 V$	L	Н
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	L	?
V _{ID} ≤ -0.2 V	L	L
X	Н	Z
Open	L	Н


SN75ALS1178 (each receiver)

DIFFERENTIAL A-B	OUTPUT Y
V _{ID} ≥ 0.2 V	Н
-0.2 V < V _{ID} < 0.2 V	?
V _{ID} ≤ -0.2 V	L
Open	Н

H = High level, L = Low level, ?=Indeterminate, X = Irrelevant, Z = High impedance (off)

logic symbol†







[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




logic diagram (positive logic)






equivalent schematics



SLLS154B - MARCH 1993 - REVISED FEBRUARY 2001

schematics of outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage, V _I (DE, RE, and D inputs)	7 V
Output voltage range, V _O (driver)	
Input voltage range, receiver	–14 V to 14 V
Receiver differential-input voltage range (see Note 2)	–14 V to 14 V
Receiver low-level output current	50 mA
Package thermal impedance, θ _{JA} (see Note 3): N package	67°C/W
NS package	64°C/W
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential input voltage, are with respect to the network ground terminal.
 - 2. Differential input voltage is measured at the noninverting terminal with respect to the inverting terminal.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SN75ALS1177, SN75ALS1178 DUAL DIFFERENTIAL DRIVERS AND RECEIVERS

SLLS154B - MARCH 1993 - REVISED FEBRUARY 2001

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.75	5	5.25	V
VID	Differential input voltage	Receiver			±12	V
Voc	Common-mode output voltage	Driver	_7 [†]		12	V
VIC	Common-mode input voltage	Receiver			±12	V
VIH	High-level input voltage	DE, RE, D	2			V
V _{IL}	Low-level input voltage	DE, RE, D			0.8	V
10	High-level output current	Driver			-60	mA
ІОН	riigii-ievei output current	Receiver			-400	μΑ
la.	Low-level output current	Driver			60	mΑ
lor	Low-level output current	Receiver			8	IIIA
TA	Operating free-air temperature		0		70	°C

[†] The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode output and threshold voltage level only.

DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		7	TEST CONDITIO	NS	MIN	TYP [†]	MAX	UNIT
VIK	Input clamp voltage	I _I = -18 mA					-1.5	V
Vон	High-level output voltage	V _{IH} = 2 V,	$V_{IL} = 0.8 V$,	$I_{OH} = -33 \text{ mA}$		3.3		V
V_{OL}	Low-level output voltage	V _{IH} = 2 V,	$V_{IL} = 0.8 V$,	$I_{OL} = 33 \text{ mA}$		1.1		V
VOD1	Differential output voltage	IO = 0			1.5		6	V
IVOD2I	Differential output voltage	V _{CC} = 5 V,	R _L = 100 Ω,	See Figure 1	1/2 V _{OD1} or 2‡			V
	·	$R_L = 54 \Omega$,	See Figure 1		1.5	2.5	5	
VOD3	Differential output voltage	See Note 4			1.5		5	V
Δ V _{OD}	Change in magnitude of differential output voltage (see Note 5)	$R_L = 54 \Omega$ or 1	100 Ω,	See Figure 1			±0.2	V
Voc	Common-mode output voltage	$R_L = 54 \Omega$ or 1	100 Ω,	See Figure 1	-1§		3	V
Δ VOC	Change in magnitude of common-mode output voltage (see Note 5)	$R_L = 54 \Omega$ or 1	100 Ω,	See Figure 1			±0.2	V
I _{O(OFF)}	Output current with power off	$V_{CC} = 0$,	$V_{O} = -7 \text{ V to } 1$	2 V			±100	μΑ
loz	High-impedance-state output current	$V_O = -7 \text{ V to } ^{-1}$	12 V				±100	μΑ
lιΗ	High-level input current	V _{IH} = 2.7 V					100	μΑ
IIL	Low-level input current	V _{IL} = 0.4 V					-100	μΑ
		V _O = -7 V					-250	
loo	Short-circuit output current	$V_O = V_{CC}$				250	mA	
los	Short-chedit output current	V _O = 12 V					250	IIIA
		V _O = 0 V	_				150	
Icc	Supply current (total package)	No load	Outputs enable	ed		35	50	mA
iCC	Supply culterit (total package)	INO IOAU	Outputs disabl	ed		20	50	IIIA

NOTES: 4. See TIA/EIA-485-A Figure 3.5, test termination measurement 2.

switching characteristics at V_{CC} = 5 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, high- to low-level output	$R_L = 60 \Omega, C_{L1} = 0$ See Figure 3	C _{L2} = 100 pF,	9	15	22	ns
tPHL	Propagation delay time, low- to high-level output	$R_L = 60 \Omega, C_{L1} = 0$ See Figure 3	C _{L2} = 100 pF,	9	15	22	ns
t _{sk}	Output-to-output skew	$R_L = 60 \Omega$, $C_{L1} = 0$ See Figure 3	C _{L2} = 100 pF,	0	2	8	ns
tPZH	Output enable time to high level	C _L = 100 pF,	See Figure 4	30	35	50	ns
tPZL	Output enable time to low level	C _L = 100 pF,	See Figure 5	5	15	25	ns
t _{PHZ}	Output disable time from high level	C _L = 15 pF,	See Figure 4	7	15	30	ns
tPLZ	Output disable time from low level	C _L = 15 pF,	See Figure 5	7	15	30	ns



[†] All typical values are at $V_{CC} = 5$ V and $T_A = 25$ °C. ‡ The minimum V_{OD2} with a 100- Ω load is either 1/2 V_{OD1} or 2 V, whichever is greater.

[§] The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode output and threshold voltage levels only.

^{5.} $\Delta |V_{OD}|$ and $\Delta |V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.

RECEIVER SECTION

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CO	MIN	TYP†	MAX	UNIT	
V _{IT+}	Positive-going input threshold voltage		$V_0 = 2.7 V$,	$I_{O} = -0.4 \text{ mA}$			0.2	V
V _{IT} _	Negative-going input threshold voltage		$V_0 = 0.5 V$,	I _O = 8 mA	-0.2‡			V
V _{hys}	Input hysteresis voltage (V _{IT+} – V _{IT-})					50		mV
VIK	Enable input clamp voltage	SN75ALS1177	I _I = -18 mA				-1.5	V
Vон	High-level output voltage		V _{ID} = 200 mV, I _{OH} See Figure 2	J = -400 μA,	2.7			V
VOL	Low-level output voltage		V _{ID} = 200 mV, I _{OL} See Figure 2	= 8 mA,			0.45	V
loz	High-impedance-state output current	SN75ALS1177	$V_0 = 0.4 \text{ V to } 2.4 \text{ V}$	/			±20	μΑ
1.	Line input surrent (see Note 6)		Other input at 0 \/	V _I = 12 V			1	A
'1	Line input current (see Note 6)		Other input at 0 V	V _I = -7 V			-0.8	mA
ΠH	High-level input current, RE	SN75ALS1177	V _{IH} = 2.7 V				20	μΑ
Ι _{ΙL}	Low-level input current, RE	SN75ALS1177	V _{IL} = 0.4 V				-100	μΑ
rį	Input resistance				12			kΩ
los	Short-circuit output current		V _O = 0 V,	See Note 7	-15		-85	mA
Icc	Supply current (total package)		No load,	Outputs enabled		35	50	mA

NOTES: 6. Refer to TIA/EIA-422-B, TIA/EIA-423-A, and TIA/EIA-485-A for exact conditions.


switching characteristics at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT	
tPLH	Propagation delay time, low- to high-lev	el output	C _L = 15 pF,	See Figure 6	15	25	37	ns
tPHL	Propagation delay time, high- to low-lev	C _L = 15 pF,	See Figure 6	15	25	37	ns	
^t PZH	Output enable time to high level	SN75ALS1177	$C_L = 100 pF$,	See Figure 7	10	20	30	ns
t _{PZL}	Output enable time to low level	SN75ALS1177	$C_L = 100 pF$,	See Figure 7	10	20	30	ns
tPHZ	Output disable time from high level	SN75ALS1177	C _L = 15 pF,	See Figure 7	3.5	12	16	ns
tPLZ	Output disable time from low level	SN75ALS1177	C _L = 15 pF,	See Figure 7	5	12	16	ns

[†] All typical values are at V_{CC} = 5 V and T_A = 25°C. ‡ The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode output and threshold voltage levels only.

^{7.} Not more than one output should be shorted at a time.


PARAMETER MEASUREMENT INFORMATION




IOH VOL

Figure 1. Driver Test Circuit, VOD and VOC

Figure 2. Receiver Test Circuit, VOH and VOL






DRIVER VOLTAGE WAVEFORMS

- NOTES: A. C_L includes probe and jig capacitance.
 - B. The pulse generator has the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 10 ns, $t_{f} \leq$ 10 ns.

Figure 3. Driver Propagation Delay Times




- NOTES: A. C_I includes probe and jig capacitance.
 - B. The pulse generator has the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 10 ns, $t_{\Gamma} \leq$ 10 ns.

Figure 4. Driver Enable and Disable Times




PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 10 ns. $t_f \leq$ 10 ns.

Figure 5. Driver Enable and Disable Times




NOTES: A. C_L includes probe and jig capacitance.


B. The pulse generator has the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_\Gamma \leq$ 10 ns, $t_f \leq$ 10 ns.

Figure 6. Receiver Propagation Delay Times

PARAMETER MEASUREMENT INFORMATION



RECEIVER TEST CIRCUIT



RECEIVER VOLTAGE WAVEFORMS

NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 10 ns, $t_{\Gamma} \leq$ 10 ns.

Figure 7. Receiver Output Enable and Disable Times

www.ti.com 14-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN75ALS1177N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75ALS1177N	Samples
SN75ALS1177NSR	ACTIVE	so	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS1177	Samples
SN75ALS1178N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75ALS1178N	Samples
SN75ALS1178NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS1178	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2022

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75ALS1177NSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN75ALS1178NSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75ALS1177NSR	SO	NS	16	2000	356.0	356.0	35.0
SN75ALS1178NSR	SO	NS	16	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN75ALS1177N	N	PDIP	16	25	506	13.97	11230	4.32
SN75ALS1178N	N	PDIP	16	25	506	13.97	11230	4.32



SOP



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated