SLLS178D - APRIL 1994 - REVISED FEBRUARY 2000

● Single-Chip and Single-Supply Interface for IBM PC/AT [™] Serial Port	DB PACKAGE [†] (TOP VIEW)
 Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.11 Standards 	V _{DD} [1 28] C3+ C2+ [2 27] GND
Operates With 3.3-V or 5-V Supplies	V_{CC} [3 26] C3-
One Receiver Remains Active During	C2- [] 4 25 [] V _{SS}
Standby (Wake-up Mode)	EN 5 24 C1-
Designed to Operate at 128 kbit/s Over a	C1+ 6 23 STBY
3-m Cable	
Low Standby Current 5 μA Max	DIN2 [8 21] DOUT2 DIN3 [9 20] DOUT3
ESD Protection on RS-232 Pins Meets or	ROUT1 [] 10 19 [] RIN1
Exceeds 4 kV (HBM) and 1.5 kV (HBM) on	ROUT2 11 18 RIN2
All Pins Per MIL-STD-883, Method 3015	ROUT3 🛛 12 17 🗍 RIN3
• External Capacitors 0.1 μF	ROUT4 🛛 13 16 🗍 RIN4
(V _{CC} = 3.3 V Five External Capacitors) (V _{CC} = 5 V Four External Capacitors)	ROUT5 14 15 RIN5
Accepts 5-V Logic Input With 3.3-V Supply	[†] The DB package is only
Applications	available in left-ended tape and
- RS-232 Interface	reel (order part number SN75LV4737ADBR).
 Battery-Powered Systems, PDAs 	/

- Notebook, Laptop, and Palmtop PCs
- External Modems and Hand-Held Terminals
- Packaged in Shrink Small-Outline Package

description

The SN75LV4737A[‡] consists of three line drivers, five line receivers, and a charge-pump circuit. It provides the electrical interface between an asynchronous communication controller and the serial-port connector, and meets the requirements of TIA/EIA-232-F. This combination of drivers and receivers matches those needed for the typical serial port used in an IBM PC/AT or compatibles. The charge pump and five small external capacitors allow operation from a single 3.3-V supply, and four capacitors allow operation from a 5-V supply.

The device has flexible control options for power management when the serial port is inactive. A common disable for all of the drivers and receivers is provided with the active-high STBY input. The active-low \overline{EN} input is an enable for one receiver to implement a wake-up feature for the serial port. All the logic inputs can accept signals from controllers operating from a 5-V supply, even though the SN75LV4737A is operating from 3.3 V.

The SN75LV4737A is characterized for operation over the temperature range of 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[‡] Patent-pending design IBM and PC/AT are trademarks of International Business Machines Corporation.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated

SLLS178D - APRIL 1994 - REVISED FEBRUARY 2000

Function Tables

FACH	DRIVER
LAOII	

INP	UTS	OUTPUT
DIN	STBY	DOUT
Х	Н	Z
L	L	н
н	L	L
Open	L	L
H = high	n level, L	= low level,

X = irrelevant, Z = high impedance

EACH RECEIVER


		INPUTS	OUTPUTS				
STBY	EN	RIN5	RIN1-RIN4	ROUT5	ROUT1-ROUT4		
Н	Н	Х	Х	Z	Z		
н	L	Н	Х	L	Z		
н	L	L	х	н	Z		
L	Х	L	L	н	Н		
L	Х	Н	Н	L	L		

H = high level, L = low level, X = irrelevant, Z = high impedance



SLLS178D - APRIL 1994 - REVISED FEBRUARY 2000


logic diagram (positive logic)





SLLS178D – APRIL 1994 – REVISED FEBRUARY 2000

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}	
Positive output supply voltage, V _{DD} (see Note 1)	15 V
Negative output supply voltage, V _{SS}	–15 V
Input voltage range, V _I : Driver	
Receiver	
Output voltage range, V _O : Driver	
Receiver	–0.3 V to 7 V
Package thermal impedance, θ_{JA} (see Note 2)	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to network GND.

2. The package thermal impedance is calculated in accordance with JESD 51.



SLLS178D - APRIL 1994 - REVISED FEBRUARY 2000

recommended operating conditions

				MIN	NOM	MAX	UNIT
Vaa	Supply voltage		V _{CC} = 3.3 V	3	3.3	3.6	V
Vcc	Supply voltage				5	5.5	V
	Driver high-level input voltage	DIN, EN, STBY	V _{CC} = 3.3 V	2			V
VIH		DIN		2			
		EN, STBY	V _{CC} = 5 V	2.5			
VIL	Driver low-level input voltage	DIN, EN, STBY				0.8	V
VI	Receiver input voltage					±30	V
	External capacitor	3.3-V operation (C1, C2, C3, C4, C5), 5-V operation (C1, C3, C4, C5), See Note 3 and Figures 6 and 7					μF
TA	Operating free-air temperature	•		0		70	°C

NOTE 3: C2 is needed only for 3.3-V operation.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figures 6 and 7) (unless otherwise noted)

	PARAMETER	теет	TEST CONDITIONS		V _{CC} = 3.3 V			V _{CC} = 5 V		
	FARAMETER	1231			TYP†	MAX	MIN	TYP†	MAX	UNIT
VDD	Positive supply voltage	No load		8	10		7	8.7		V
VSS	Negative supply voltage	No load			-9.5	-7		-8	-6	V
Ц	Input current (EN, STBY)	See Notes 4 a			±2			±2	μΑ	
	Supply current		STBY at GND, EN at V _{CC} or GND	8.4	10	18	10	12	20.7	mA
ICC	Supply current (standby mode) (see Note 4)	No load, Inputs open	$\overline{\text{EN}}$, STBY at V _{CC}			5			5	۵
	Supply current (wake-up mode) (see Note 5)		EN at GND, STBY at V _{CC}			10			10	μA

[†] All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

NOTES: 4. When standby mode is not used, STBY input must be taken low.

5. When wake-up mode is not used, EN input must be taken high.



SLLS178D – APRIL 1994 – REVISED FEBRUARY 2000

DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP†	MAX	UNIT	
VOH	High-level output voltage	$R_L = 3 k\Omega$		5.5	7		V
VOL	Low-level output voltage	$R_L = 3 k\Omega$			-6	-5	V
Ιн	High-level input current	$A^{I} = A^{CC}$				1	μΑ
۱ _{IL}	Low-level input current	V _I at GND				-10	μΑ
100	Short circuit output ourrent (and Note 6)	V _{CC} = 3.6 V,	VO = 0 V		±15	+40	mA
los	Short-circuit output current (see Note 6)	V _{CC} = 5.5 V,	VO = 0 V		±15	±40	ША
r _o	Output resistance	$V_{CC} = V_{DD} = V_{SS} = 0 V,$	$V_{O} = \pm 2 V$	300	500		Ω

[†] All typical values are at $V_{CC} = 3.3$ V or $V_{CC} = 5$ V, and $T_A = 25^{\circ}$ C.

NOTE 6: Short-circuit durations should be controlled to prevent exceeding the device absolute maximum power dissipation ratings, and not more than one output should be shorted at a time.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CO	TEST CONDITIONS				UNIT
	Propagation delay time, low- to high-level output		V _{CC} = 3.3 V	100	500	850	ns
^t PLH	Propagation delay time, low- to high-level output	$C_{L} = 50 \text{ pF},$	$V_{CC} = 5 V$	100	500	850	115
+	Propagation delay time, high- to low-level output	$R_L = 3 k\Omega$ to 7 k Ω , See Figure 1	V _{CC} = 3.3 V	100	500	850	ns
^t PHL	Propagation delay time, high- to low-level output	Ũ	$V_{CC} = 5 V$	100	500	850	115
^t PZH	Output enable time to high level	C _L = 50 pF,	$R_L = 3 k\Omega$ to 7 k Ω ,		1	5	ms
^t PZL	Output enable time to low level	See Figure 2			3	7	ms
to	Output disable time from high level		V _{CC} = 3.3 V		0.9	3	
^t PHZ		$C_L = 50 \text{ pF},$ $R_L = 3 \Omega \text{ to } 7 \Omega,$	$V_{CC} = 5 V$		0.6	3	μs
t = 1 =	Output disable time from low level	See Figure 2	V _{CC} = 3.3 V		0.5	3	
^t PLZ	Output disable time from low level	Ű	$V_{CC} = 5 V$		0.3	3	μs
SR	Slew rate	C _L = 50 pF, See Figure 1	$R_L = 3 k\Omega$ to 7 k Ω ,	4		30	V/µs
SR(tr)	Slew rate, transition region	C _L = 2500 pF, See Figure 3	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega$,	3		30	V/µs

[†] All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.



SLLS178D - APRIL 1994 - REVISED FEBRUARY 2000

RECEIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONE	MIN	TYP†	MAX	UNIT	
VOH	High-level output voltage		V _{CC} = 3.3 V	2.4	3		V
VOH	riigir ievel ouput voitage	$I_{OH} = -2 \text{ mA}$	$V_{CC} = 5 V$	3.5	5		v
VOL	Low-level output voltage	$I_{OL} = 2 \text{ mA}$		0.2	0.4	V	
VIT+	Positive-going input threshold voltage				2.2	2.6	V
V _{IT}	Negative-going input threshold voltage			0.6	1		V
V _{hys}	Input hysteresis (V _{IT+} – V _{IT} _)			0.5	1.2	1.8	V
ri	Input resistance	$V_{I} = \pm 3 V \text{ to } \pm 25 V$		3	5	7	kΩ


[†] All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF, R_L = 3 k Ω to GND

	PARAMETER	TEST	V _{CC} = 3.3 V			V _{CC} = 5 V			UNIT
	FARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low- to high-level output		10	70	200	10	70	200	ns
^t PHL	Propagation delay time, high- to low-level output]	10	60	200	10	55	200	ns
^t PLH	Propagation delay time, low- to high-level output (wake-up mode)	See Figure 4		40	200		40	200	μs
^t PHL	Propagation delay time, high- to low-level output (wake-up mode)			90	500		70	500	ns
^t PZH	Output enable time to high level			3	10		1.2	10	μs
^t PZL	Output enable time to low level	Soo Eiguro E		100	250		60	250	ns
^t PHZ	Output disable time from high level	See Figure 5	100	200	600	100	150	600	ns
^t PLZ	Output disable time from low level			130	250		60	250	ns



SLLS178D - APRIL 1994 - REVISED FEBRUARY 2000




PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. The pulse generator has the following characteristics: $Z_0 = 50 \Omega$, 50% duty cycle, $t_f \le 10$ ns. $t_f \le 10$ ns.

Figure 1. Driver Propagation Delay Times and Slew Rate (5-µs Input)



NOTES: A. C_L includes probe and jig capacitance.


B. The pulse generator has the following characteristics: $Z_O = 50 \Omega$, 50% duty cycle, $t_f \le 10$ ns. $t_f \le 10$ ns.

Figure 2. Driver Enable and Disable Test Times



SLLS178D - APRIL 1994 - REVISED FEBRUARY 2000


PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: $Z_O = 50 \Omega$, 50% duty cycle, $t_f \le 10$ ns. $t_f \le 10$ ns.

Figure 3. Driver Transition Times and Slew Rate (20-µs Input)




NOTES: A. C_L includes probe and jig capacitance. B. The pulse generator has the following characteristics: PRR = 1 MHz, $Z_O = 50 \Omega$, 50% duty cycle, $t_f \le 10$ ns. $t_f \le 10$ ns.

Figure 4. Receiver Propagation Delay Times



SLLS178D – APRIL 1994 – REVISED FEBRUARY 2000



PARAMETER MEASUREMENT INFORMATION


NOTES: A. CL includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 1 MHz, $Z_O = 50 \Omega$, 50% duty cycle, $t_f \le 10$ ns. $t_f \le 10$ ns.


Figure 5. Receiver Enable and Disable Times



SLLS178D - APRIL 1994 - REVISED FEBRUARY 2000




B. CBYPASS is used as a decoupling capacitor.






SLLS178D - APRIL 1994 - REVISED FEBRUARY 2000



NOTES: A. C2 is not used. C1 = C3 = C4 = C5 = C_{BYPASS} = 0.1 μ F

B. C_{BYPASS} is used as a decoupling capacitor.







PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN75LV4737ADB	ACTIVE	SSOP	DB	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75LV4737A	Samples
SN75LV4737ADBR	ACTIVE	SSOP	DB	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75LV4737A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM




Texas


STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
r	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75LV4737ADBR	SSOP	DB	28	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75LV4737ADBR	SSOP	DB	28	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN75LV4737ADB	DB	SSOP	28	50	530	10.5	4000	4.1

DB0028A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



DB0028A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0028A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated