SLES190-DECEMBER 2006





# STEREO DIGITAL AMPLIFIER POWER STAGE

#### **FEATURES**

- 2×20 W at 10% THD+N Into 8-Ω BTL
- 2×25 W at 10% THD+N Into 6- $\Omega$  BTL
- >100-dB SNR (A-Weighted)
- <0.1% THD+N at 1 W</li>
- Thermally Enhanced Package:
  - DDV (44-pin HTSSOP)
- High-Efficiency Power Stage (>90%) With 140-mΩ Output MOSFETs
- Power-On Reset for Protection on Power Up Without Any Power-Supply Sequencing
- Integrated Self-Protection Circuits Including Undervoltage, Overtemperature, Overload, Short Circuit
- PWM Activity Detector to detect stopped PWM inputs and protect the system
- Error Reporting
- EMI Compliant When Used With Recommended System Design
- Intelligent Gate Drive
- Pin Compatible With the TAS5142DDV

#### **APPLICATIONS**


- Televisions
- Mini/Micro Audio Systems
- DVD Receivers
- Home Theaters

### **DESCRIPTION**

The TAS5132 is an integrated stereo digital amplifier power stage with an advanced protection system. The TAS5132 is capable of driving a 6- $\Omega$  bridge-tied load (BTL) at up to 25 W per channel with low integrated noise at the output, low THD+N performance, and low idle power dissipation.

A low-cost, high-fidelity audio system can be built using a TI chipset, comprising a modulator (e.g., TAS5086) and the TAS5132. This system only requires a simple passive LC demodulation filter to deliver high-quality, high-efficiency audio amplification with proven EMI compliance. This device requires two power supplies, at 12 V for GVDD and VDD, and at 18 V for PVDD. The TAS5132 does not require power-up sequencing due to internal power-on reset. The efficiency of this digital amplifier is greater than 90% into 8  $\Omega$ , which enables the use of smaller power supplies and heatsinks.

The TAS5132 has an innovative protection system integrated on chip, safeguarding the device against a wide range of fault conditions that could damage the system. These safeguards are short-circuit protection, overcurrent protection, undervoltage protection, and overtemperature protection. The TAS5132 has a new proprietary current-limiting circuit that reduces the possibility of device shutdown during high-level music transients.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PurePath Digital, PowerPAD are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.



#### **GENERAL INFORMATION**


#### **Terminal Assignment**

The TAS5132 is available in a thermally enhanced package:

• 44-pin HTSSOP PowerPAD™ package (DDV)

This package type contains a heat slug that is located on the top side of the device for convenient thermal coupling to the heatsink.

#### DDV PACKAGE (TOP VIEW)



P0016-02



### **GENERAL INFORMATION (continued)**

#### **MODE Selection Pins**

N	ODE PIN	IS	DWW INDUIT	CUTPUT CONFICURATION	PROTECTION COLUMN
М3	M2	M1	PWM INPUT	OUTPUT CONFIGURATION	PROTECTION SCHEME
0	0	0	2N (1) AD/BD modulation	2 channels BTL output	BTL mode <sup>(2)</sup>
0	0	1	Reserved		
0	1	0	1N <sup>(1)</sup> AD modulation	2 channels BTL output	BTL mode (2)
0	1	1	1N <sup>(1)</sup> AD modulation	1 channel PBTL output	PBTL mode. Only PWM_A input is used.
1	0	0	1N <sup>(1)</sup> AD modulation	4 channels SE output	Protection works similarly to BTL mode <sup>(2)</sup> . Only difference in SE mode is that OUT_X is Hi-Z instead of a pulldown through internal pulldown resistor.
1	0	1	2N <sup>(1)</sup> AD/BD modulation	2 channels BTL output	Protection system work similarly to BTL mode (2) (0, 0, 0); however the PWM input protection is disabled. Also, overcurrent detection will be more sensitive and will latch if an error occurs.
1	1	0	Decembed		
1	1	1	Reserved		

- (1) The 1N and 2N naming convention is used to indicate the required number of PWM lines to the power stage per channel in a specific mode
- (2) An overload protection (OLP) occurring on A or B causes both channels to shut down. An OLP on C or D works similarly. Global errors like overtemperature error (OTE), undervoltage protection (UVP), and power-on reset (POR) affect all channels.

# Package Heat Dissipation Ratings<sup>(1)</sup>

PARAMETER	TAS5132DDV
R <sub>0JC</sub> (°C/W)—2 BTL or 4 SE channels (8 transistors)	1.4
R <sub>eJC</sub> (°C/W)—1 BTL or 2 SE channel(s) (4 transistors)	2.6
R <sub>θJC</sub> (°C/W)—(1 transistor)	8.7
Pad area <sup>(2)</sup>	15 mm <sup>2</sup>

- (1) JC is junction-to-case, CH is case-to-heatsink.
- (2) R<sub>θCH</sub> is an important consideration. Assume a 2-mil thickness of typical thermal grease between the pad area and the heatsink. The R<sub>θCH</sub> with this condition is 2.5°C/W for the DDV package.



# **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

VDD to AGND	–0.3 V to 13.2 V		
GVDD_X to AGND	–0.3 V to 13.2 V		
PVDD_X to GND_X (2)	-0.3 V to 30 V		
OUT_X to GND_X (2)	-0.3 V to 30 V		
BST_X to GND_X (2)	-0.3 V to 43.2 V		
VREG to AGND	−0.3 V to 4.2 V		
GND_X to GND	−0.3 V to 0.3 V		
GND_X to AGND	-0.3 V to 0.3 V		
GND to AGND	−0.3 V to 0.3 V		
PWM_X, OC_ADJ, M1, M2, M3 to AGND	−0.3 V to 4.2 V		
RESET_X, SD, OTW to AGND	–0.3 V to 7 V		
Maximum continuous sink current (SD, OTW)	9 mA		
Maximum operating junction temperature range, T <sub>J</sub>	0°C to 150°C		
Storage temperature range	-40°C to 125°C		
Lead temperature, 1,6 mm (1/16 inch) from case for 10 seconds	260°C		
Minimum pulse duration, low	50 ns		

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE	DESCRIPTION
0°C to 70°C	TAS5132DDV	44-pin HTSSOP

For the most current specification and package information, see the TI Web site at www.ti.com.

<sup>(2)</sup> These voltages represent the dc voltage + peak ac waveform measured at the terminal of the device in all conditions.




#### **Terminal Functions**

TERM	IINAL		
NAME	NO.	FUNCTION (1)	DESCRIPTION
AGND	11	Р	Analog ground
BST_A	43	Р	HS bootstrap supply (BST). External capacitor to OUT_A required.
BST_B	34	Р	HS bootstrap supply (BST). External capacitor to OUT_B required.
BST_C	33	Р	HS bootstrap supply (BST). External capacitor to OUT_C required.
BST_D	24	Р	HS bootstrap supply (BST). External capacitor to OUT_D required.
GND	10	Р	Ground
GND_A	38	Р	Power ground for half-bridge A
GND_B	37	Р	Power ground for half-bridge B
GND_C	30	Р	Power ground for half-bridge C
GND_D	29	Р	Power ground for half-bridge D
GVDD_A	44	Р	Gate-drive voltage supply. Requires 0.1-μF capacitor to GND.
GVDD_B	1	Р	Gate-drive voltage supply. Requires 0.1-μF capacitor to GND.
GVDD_C	22	Р	Gate-drive voltage supply. Requires 0.1-μF capacitor to GND.
GVDD_D	23	Р	Gate-drive voltage supply. Requires 0.1-μF capacitor to GND.
M1	15	l	Mode selection 1
M2	14	l	Mode selection 2
M3	13	I	Mode selection 3
NC	3, 4, 19, 20, 25, 42	-	No connect. Pins may be grounded.
OC_ADJ	9	0	Analog overcurrent programming. Requires resistor to ground.
OTW	2	0	Overtemperature warning signal, open drain, active low
OUT_A	39	0	Output, half-bridge A
OUT_B	36	0	Output, half-bridge B
OUT_C	31	0	Output, half-bridge C
OUT_D	28	0	Output, half-bridge D
PVDD_A	40, 41	Р	Power supply input for half-bridge A. Requires close decoupling of 0.1-μF capacitor to GND_A.
PVDD_B	35	Р	Power supply input for half-bridge B. Requires close decoupling of 0.1-μF capacitor to GND_B.
PVDD_C	32	Р	Power supply input for half-bridge C. Requires close decoupling of 0.1- $\mu F$ capacitor to GND_C.
PVDD_D	26, 27	Р	Power supply input for half-bridge D. Requires close decoupling of 0.1-μF capacitor to GND_D.
PWM_A	6	I	Input signal for half-bridge A
PWM_B	8	I	Input signal for half-bridge B
PWM_C	16	I	Input signal for half-bridge C
PWM_D	18	I	Input signal for half-bridge D
RESET_AB	7	I	Reset signal for half-bridge A and half-bridge B, active low
RESET_CD	17	I	Reset signal for half-bridge C and half-bridge D, active low
SD	5	0	Shutdown signal, open-drain, active-low
VDD	21	Р	Power supply for digital voltage regulator. Requires 0.1- $\mu$ F capacitor in parallel with a 10- $\mu$ F capacitor to GND.
VREG	12	Р	Digital regulator supply filter. Requires 0.1-μF capacitor to AGND.


<sup>(1)</sup> I = input, O = output, P = power



#### **SYSTEM BLOCK DIAGRAM**









#### RECOMMENDED OPERATING CONDITIONS

			MIN	TYP	MAX	UNIT	
PVDD_X	Half-bridge supply	DC supply voltage	0	18	19	V	
GVDD_X	Supply for logic regulators and gate-drive circuitry  DC supply voltage		10.8	12	13.2	V	
VDD	Digital regulator input DC supply voltage		10.8	12	13.2	V	
R <sub>L</sub> (BTL)		Output filter: L = 10 μH, C = 470 nF.		6-8			
R <sub>L</sub> (SE)	Load impedance	Output AD modulation, switching		3-4		$\Omega$	
R <sub>L</sub> (PBTL)		frequency > 350 kHz		3-4			
L <sub>Output</sub> (BTL)				10			
L <sub>Output</sub> (SE)	Output-filter inductance	Minimum output inductance under short-circuit condition	10			μΗ	
L <sub>Output</sub> (PBTL)		Short Should Sorialition		10			
F <sub>PWM</sub>	PWM frame rate		192	384	432	kHz	
TJ	Junction temperature		0		125	°C	

# **AUDIO SPECIFICATIONS (BTL)**

PVDD\_X = 18 V, GVDD = VDD = 12 V, BTL mode,  $R_L = 8~\Omega$ ,  $R_{OC} = 22~K\Omega$ ,  $C_{BST} = 33$ -nF, audio frequency = 1 kHz, AES17 filter,  $F_{PWM} = 384~kHz$ , case temperature = 75°C (unless otherwise noted). Audio performance is recorded as a chipset, using TAS5086 PWM processor with an effective modulation index limit of 96.1%. All performance is in accordance with recommended operating conditions, unless otherwise specified.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$R_L = 6 \Omega$ , 10% THD, clipped input signal	26			
D	B	$R_L = 8 \Omega$ , 10% THD, clipped input signal		20		14/
Po	Power output per channel, DDV package	$R_L = 6 \Omega$ , 0 dBFS, unclipped input signal		20		W
		$R_L = 8 \Omega$ , 0 dBFS, unclipped input signal		16		
TUD.N	Total harmonic distantian a naise	0 dBFS		<0.1%		
THD+N	Total harmonic distortion + noise	1 W		<0.06%		
V <sub>n</sub>	Output integrated noise	A-weighted		50	200	μV
SNR	Signal-to-noise ratio (1)	A-weighted	94	105		dB
DNR	Dynamic range	A-weighted, input level = -60 dBFS using TAS5086 modulator	94	105		dB
P <sub>idle</sub>	Power dissipation due to idle losses (IPVDD_X)	P <sub>O</sub> = 0 W, 4 channels switching <sup>(2)</sup>		.6		W

<sup>(1)</sup> SNR is calculated relative to 0-dBFS input level.

<sup>(2)</sup> Actual system idle losses are affected by core losses of output inductors.



# **AUDIO SPECIFICATIONS (Single-Ended Output)**

PVDD\_X = 18 V, GVDD = VDD = 12 V, SE mode,  $R_L = 3 \Omega$ ,  $R_{OC} = 22 K\Omega$ ,  $C_{BST} = 33$ -nF, audio frequency = 1 kHz, AES17 filter,  $F_{PWM} = 384$  kHz, case temperature = 75°C (unless otherwise noted). Audio performance is recorded as a chipset, using TAS5086 PWM processor with an effective modulation index limit of 96.1%. All performance is in accordance with recommended operating conditions, unless otherwise specified.

	PARAMETER	TEST CONDITIONS	TYP	UNIT		
		$R_L = 3 \Omega$ , 10% THD, clipped input signal	12.5			
Б	Dougs output per channel DDV peckage	$R_L = 4 \Omega$ , 10% THD, clipped input signal	10.0	W		
Po	Power output per channel, DDV package	$R_L = 3 \Omega$ , 0 dBFS, unclipped input signal	9.5			
		$R_L = 4 \Omega$ , 0 dBFS, unclipped input signal	7.5			
TUD.N	Total harmonic distortion + noise	0 dBFS, 4 $\Omega$	.09	%		
THD+N		1 W, 4 Ω	.05	%		
V <sub>n</sub>	Output integrated noise	A-weighted	18	μV		
SNR	Signal-to-noise ratio <sup>(1)</sup>	A-weighted	100	dB		
DNR	Dynamic range	A-weighted, input level = -60 dBFS using TAS5086 modulator	100	dB		
P <sub>idle</sub>	Power dissipation due to idle losses (IPVDD_X)	P <sub>O</sub> = 0 W, 4 channels switching <sup>(2)</sup>	.6	W		

<sup>(1)</sup> SNR is calculated relative to 0-dBFS input level.

### **AUDIO SPECIFICATIONS (PBTL)**

PVDD\_X = 18 V, GVDD = VDD = 12 V, PBTL mode,  $R_L = 3 \Omega$ ,  $R_{OC} = 22 K\Omega$ ,  $C_{BST} = 33$ -nF, audio frequency = 1 kHz, AES17 filter,  $F_{PWM} = 384$  kHz, case temperature = 75°C (unless otherwise noted). Audio performance is recorded as a chipset, using TAS5086 PWM processor with an effective modulation index limit of 96.1%. All performance is in accordance with recommended operating conditions, unless otherwise specified.

	PARAMETER	TEST CONDITIONS	TYP	UNIT	
		$R_L = 3 \Omega$ , 10% THD, clipped input signal	50		
Б	Dower output per channel DDV peckage	$R_L = 4 \Omega$ , 10% THD, clipped input signal	40	۱۸/	
Po	Power output per channel, DDV package	$R_L = 3 \Omega$ , 0 dBFS, unclipped input signal	37	W	
		$R_L = 4 \Omega$ , 0 dBFS, unclipped input signal	30	1	
TUD.N	Total harmonic distortion + noise	0 dBFS, 3 Ω		%	
THD+N	Total narmonic distortion + noise	1 W, 3 Ω	.02	70	
V <sub>n</sub>	Output integrated noise	A-weighted	30	μV	
SNR	Signal-to-noise ratio <sup>(1)</sup>	A-weighted	105	dB	
DNR	Dynamic range	A-weighted, input level = -60 dBFS using TAS5086 modulator	105	dB	
P <sub>idle</sub>	Power dissipation due to idle losses (IPVDD_X) P <sub>O</sub> = 0 W, 1 channel switching <sup>(2)</sup>		.6	W	

<sup>(1)</sup> SNR is calculated relative to 0-dBFS input level.

<sup>(2)</sup> Actual system idle losses are affected by core losses of output inductors.

<sup>(2)</sup> Actual system idle losses are affected by core losses of output inductors.



### **ELECTRICAL CHARACTERISTICS**

 $R_L$ = 8  $\Omega$ ,  $F_{PWM}$  = 384 kHz (unless otherwise noted). All performance is in accordance with recommended operating conditions, unless otherwise specified.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Internal Voltage	Regulator and Current Consumption	1				
VREG	Voltage regulator, only used as a reference node	VDD = 12 V	3	3.3	3.6	V
IVDD	VDD supply current	Operating, 50% duty cycle		6	9	mA
IVDD	VDD supply current	Idle, reset mode		5.5	8	ША
IGVDD_X	Gate supply current per half-bridge	50% duty cycle		3.6	5.5	mA
IOVDD_X		Reset mode		1.0	2.0	mA
IPVDD_X	Half-bridge idle current	50% duty cycle, without output filter or load		9	15	mA
IPVDD_X	Hall-bridge idle current	Reset mode, no switching		.1	.2	mA
Output Stage Mo	OSFETs					
R <sub>DSon,LS</sub>	Drain-to-source resistance, LS	$T_J = 25^{\circ}\text{C}$ , includes metallization resistance, GVDD = 12 V		140	155	mΩ
R <sub>DSon,HS</sub>	Drain-to-source resistance, HS	$T_J = 25^{\circ}\text{C}$ , includes metallization resistance, GVDD = 12 V		140	155	mΩ
I/O Protection					'	
$V_{uvp,G}$	Undervoltage protection limit, GVDD_X, voltage rising			9.6		V
$V_{\text{uvp,G}}$	Undervoltage protection limit, GVDD_X, voltage falling			9.2		V
BST <sub>uvpF</sub>	Puts device into RESET when BST voltage falls below limit			6.2		V
BST <sub>uvpR</sub>	Brings device out of RESET when BST voltage rises above limit			6.6		V
OTW <sup>(1)</sup>	Overtemperature warning			125		°C
OTW <sub>HYST</sub> <sup>(1)</sup>	Temperature drop needed below OTW temperature for OTW to be inactive after the OTW event			25		°C
OTE <sup>(1)</sup>	Overtemperature error			155		°C
OTE- OTW <sub>differential</sub> <sup>(1)</sup>	OTE-OTW differential			30		°C
OTE <sub>HYST</sub> <sup>(1)</sup>	A reset event must occur for \$\overline{SD}\$ to be released following an OTE event.			30		°C
OLPC	Overload protection counter	F <sub>PWM</sub> = 384 kHz		1.25		ms
I <sub>oc</sub>	Overcurrent limit protection	Resistor—programmable, max. current, $R_{OCP} = 22 \text{ k}\Omega$	4.0	5.0	6.0	Α
I <sub>OCT</sub>	Overcurrent response time			150		ns
R <sub>OCP</sub>	OC programming resistor range	Resistor tolerance = 5% for typical value; the minimum resistance should not be less than $20k\Omega$ .	20	22		kΩ
R <sub>PD</sub>	Internal pulldown resistor at the output of each half-bridge	Connected when RESET is active to provide bootstrap capacitor charge. Not used in SE mode		3.0		kΩ
PAD	PWM Activity Detector, causes device reset when PWM input signal is stopped.	PWM stopped and time measured for device to go into RESET (Output switching stopped)	10	25		μS

<sup>(1)</sup> Specified by design





### **ELECTRICAL CHARACTERISTICS (continued)**

 $R_L$ = 8  $\Omega$ ,  $F_{PWM}$  = 384 kHz (unless otherwise noted). All performance is in accordance with recommended operating conditions, unless otherwise specified.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Static Digita	al Specifications				'		
V <sub>IH</sub>	High-level input voltage	PWM_A, PWM_B, PWM_C, PWM_D, M1,	2			V	
V <sub>IL</sub>	Low-level input voltage	M2, M3, RESET_AB, RESET_CD			0.8	V	
	landle land and	Static, High PWM_A, PWM_B, PWM_C, PWM_D, M1, M2, M3, RESET_AB, RESET_CD			100	•	
I <sub>lkg</sub>	Input leakage current	Static, Low PWM_A, PWM_B, PWM_C, PWM_D, M1, M2, M3, RESET_AB, RESET_CD	-10		10	μА	
OTW/Shutd	lown (SD)				,		
R <sub>INT_PU</sub>	Internal pullup resistance, OTW to VREG, SD to VREG		20	26	32	kΩ	
V <sub>OH</sub>	High level entent valte re	Internal pullup resistor	3	3.3	3.6		
	High-level output voltage	External pullup of 4.7 kΩ to 5 V			5.5	V	
V <sub>OL</sub>	Low-level output voltage	I <sub>O</sub> = 4 mA		0.25	0.5	V	


### TYPICAL CHARACTERISTICS, BTL CONFIGURATION







# **TYPICAL CHARACTERISTICS, BTL CONFIGURATION (continued)**





# TYPICAL CHARACTERISTICS, BTL CONFIGURATION (continued)






Figure 7.


### TYPICAL CHARACTERISTICS, SE CONFIGURATION








# **TYPICAL CHARACTERISTICS, SE CONFIGURATION (continued)**



## TYPICAL CHARACTERISTICS, PBTL CONFIGURATION





# **TYPICAL CHARACTERISTICS, PBTL CONFIGURATION (continued)**

# SYSTEM OUTPUT POWER vs CASE TEMPERATURE





Figure 13.






A. Optional component, GVDD\_A and GVDD\_B can potentially share the same decoupling components. Also, GVDD\_C and GVDD\_D can potentially share the same decoupling components.

Figure 14. Typical Differential (2N) BTL Application With AD Modulation Filters





A. Optional component, GVDD\_A and GVDD\_B can potentially share the same decoupling components. Also, GVDD\_C and GVDD\_D can potentially share the same decoupling components.

Figure 15. Typical Non-Differential (1N) BTL Application With AD Modulation Filters



#### THEORY OF OPERATION

#### **POWER SUPPLIES**

To facilitate system design, the TAS5132 needs only a 12-V supply in addition to the (typical) 18-V power-stage supply. An internal voltage regulator provides suitable voltage levels for the digital and low-voltage analog circuitry. Additionally, all circuitry requiring a floating voltage supply, e.g., the high-side gate drive, is accommodated by built-in bootstrap circuitry requiring only a few external capacitors.

In order to provide outstanding electrical and acoustical characteristics, the PWM signal path including gate drive and output stage is designed as identical, independent half-bridges. For this reason, each half-bridge has separate gate drive supply (GVDD\_X), bootstrap pins (BST\_X), power-stage supply pins (PVDD X). Furthermore, an additional pin (VDD) is provided as supply for all common circuits. These RC filters provide the recommended high-frequency isolation. Special attention should be paid to placing all decoupling capacitors as close to their associated pins as possible. In general, inductance between the power supply pins and decoupling capacitors must be avoided. (See reference board documentation for additional information.)

For a properly functioning bootstrap circuit, a small ceramic capacitor must be connected from each bootstrap pin (BST X) to the power-stage output pin (OUT X). When the power-stage output is low, the bootstrap capacitor is charged through an internal diode connected between the gate-drive powersupply pin (GVDD\_X) and the bootstrap pin. When the power-stage output is high, the bootstrap capacitor potential is shifted above the output potential and thus provides a suitable voltage supply for the high-side gate driver. In an application with PWM switching frequencies in the range from 352 kHz to 384 kHz, it is recommended to use 33-nF ceramic capacitors, size 0603 or 0805, for the bootstrap supply. These 33-nF capacitors ensure sufficient energy storage, even during minimal PWM duty cycles, to keep the high-side power stage FET (LDMOS) fully turned on during the remaining part of the PWM cycle. In an application running at a reduced switching frequency, generally 192 kHz, the bootstrap capacitor might need to be increased in value.

Special attention should be paid to the power-stage power supply; this includes component selection, PCB placement, and routing. As indicated, each half-bridge has independent power-stage supply pins (PVDD\_X). For optimal electrical performance, EMI compliance, and system reliability, it is important that each PVDD X pin is decoupled with a 100-nF

ceramic capacitor placed as close as possible to each supply pin. It is recommended to follow the PCB layout of the TAS5132 reference design. For additional information on recommended power supply and required components, see the application diagrams given previously in this data sheet.

The 12-V supply should be from a low-noise, low-output-impedance voltage regulator. Likewise, the 18-V power-stage supply is assumed to have low output impedance and low noise. The power-supply sequence is not critical as facilitated by the internal power-on-reset circuit. Moreover, the TAS5132 is fully protected against erroneous power-stage turnon due to parasitic gate charging.

# SYSTEM POWER-UP/POWER-DOWN SEQUENCE

#### **Powering Up**

The TAS5132 does not require a power-up sequence. The outputs of the H-bridges remain in a low-impedance state until the gate-drive supply voltage (GVDD X) and VDD voltage are above the undervoltage protection (UVP) voltage threshold (see the Electrical Characteristics section of this data sheet). Although not specifically required, it is recommended to hold RESET\_AB and RESET\_CD in a low state while powering up the device. This allows an internal circuit to charge the external bootstrap capacitors by enabling a weak pulldown of the half-bridge output. The output impedance is approximately  $3K\Omega$  under this condition, unless mode 1, 0, 0 (Single-ended Mode), is used. This means that the TAS5132 should be held in reset for at least 200 µS to ensure that the bootstrap capacitors are charged. This also assumes that the recommended 0.033-µF bootstrap capacitors are used. Changes to bootstrap capacitor values will change the bootstrap capacitor charge time.

When the TAS5132 is being used with TI PWM modulators such as the TAS5086, no special attention to the state of RESET\_AB and RESET\_CD is required, provided that the chipset is configured as recommended.

#### **Powering Down**

The TAS5132 does not require a power-down sequence. The device remains fully operational as long as the gate-drive supply voltage and VDD voltage are above the undervoltage protection (UVP) voltage threshold (see the *Electrical Characteristics* section of this data sheet). Although not specifically required, it is a good practice to hold RESET\_AB and RESET\_CD low during power down, thus preventing audible artifacts, including pops or clicks.



When the TAS5132 is being used with TI PWM modulators such as the TAS5086, no special attention to the state of RESET\_AB and RESET\_CD is required, provided that the chipset is configured as recommended.

#### **ERROR REPORTING**

The SD and OTW pins are both active-low, open-drain outputs. Their function is for protection-mode signaling to a PWM controller or other system-control device.

Any fault resulting in device shutdown is signaled by the SD pin going low. Likewise, OTW goes low when the device junction temperature exceeds 125°C (see the following table).

SD	OTW	DESCRIPTION
0	0	Overtemperature (OTE) or overload (OLP) or undervoltage (UVP)
0	1	Overload (OLP) or undervoltage (UVP)
1	0	Junction temperature higher than 125°C (overtemperature warning)
1	1	Junction temperature lower than 125°C and no OLP or UVP faults (normal operation)

Note that asserting either RESET\_AB or RESET\_CD low forces the SD signal high, independent of faults being present. TI recommends monitoring the OTW signal using the system microcontroller and responding to an overtemperature warning signal by, e.g., turning down the volume to prevent further heating of the device, resulting in device shutdown (OTE).

To reduce external component count, an internal pullup resistor to 3.3~V is provided on both  $\overline{SD}$  and  $\overline{OTW}$  outputs. Level compliance for 5-V logic can be obtained by adding external pullup resistors to 5~V (see the *Electrical Characteristics* section of this data sheet for further specifications).

#### DEVICE PROTECTION SYSTEM

The TAS5132 contains advanced protection circuitry carefully designed to facilitate system integration and ease of use, as well as to safeguard the device from permanent failure due to a wide range of fault such short circuits. conditions as overtemperature, and undervoltage. The TAS5132 responds to a fault by immediately setting the power stage in a high-impedance (Hi-Z) state and asserting the SD pin low. In situations other than overload and overtemperature, the device automatically recovers when the fault condition has been removed. For highest possible reliability, recovering from an overload fault requires external reset of the device (see the Device Reset section of this data sheet) no sooner than 1 second after the shutdown.

The TAS5132 contains circuitry associated with its

PWM inputs that will detect the condition when a PWM input is continuously high or low. This function is named PWM Activity Detector (PAD). Without this protection circuitry, if a PWM input is continuously high or low, the PVDD power supply voltage could appear on the associated output pin. This condition could damage either the output load (loudspeaker) or the device. If a PWM input remains either high or low for over 10  $\mu$ S, the device's outputs will be set into a Hi-Z state. If this error condition occurs,  $\overline{\text{SD}}$  will not be asserted low.

# Use of TAS5132 in High-Modulation-Index Capable Systems

This device requires at least 50 ns of low time on the output per 384-kHz PWM frame rate in order to keep the bootstrap capacitors charged. As an example, if the modulation index is set to 99.2% in the TAS5086, this setting allows PWM pulse durations down to 20 ns. This signal, which does not meet the 50-ns requirement, is sent to the PWM\_X pin, and this low-state pulse time does not allow the bootstrap capacitor to stay charged. In this situation, the low voltage across the bootstrap capacitor can cause the bootstrap UVP circuitry to avtivate and shutdown the device. The TAS5132 device requires limiting the TAS5086 modulation index to 96.1% to keep the bootstrap capacitor charged under all signals and loads.

Therefore, TI strongly recommends using a TI PWM processor, such as TAS5508 or TAS5086, with the modulation index set at 96.1% to interface with TAS5132. This is done by writing 0x04 to the Modulation Limit Register (0x10) in the TAS5086 or 0x04 to the Modulation Limit Register (0x16) in the TAS5508.

# Overcurrent (OC) Protection With Current Limiting and Overload Detection

The device has independent, fast-reacting current detectors with on all high-side and low-side power-stage FETs. See the following table for OC-adjust resistor values. The detector outputs are closely monitored by two protection systems. The first protection system controls the power stage in order to prevent the output current from further increasing, i.e., it performs a current-limiting function, rather than prematurely shutting down during combinations of high-level music transients and extreme speaker load impedance drops. If the high-current situation persists, i.e., the power stage is being overloaded, a second protection system triggers a latching shutdown, resulting in the power stage being set in the high-impedance (Hi-Z) state.



Current limiting and overload protection are independent for half-bridges A and B and, respectively, C and D. That is, if the bridge-tied load between half-bridges A and B causes an overload fault, only half-bridges A and B are shut down.

OC-Adjust Resistor Values (kΩ)	Max. Current Before OC Occurs (A)
22	5.2
27	4.6
30	4.2
33	3.8
42	3.2
47	2.9
56	2.5
69.8	2.0

#### **Overtemperature Protection**

The TAS5132 has a two-level temperature-protection system that asserts an active-low warning signal (OTW) when the device junction temperature exceeds 125°C (nominal) and, if the device junction temperature exceeds 155°C (nominal), the device is put into thermal shutdown, resulting in all half-bridge outputs being set in the high-impedance (Hi-Z) state and  $\overline{\text{SD}}$  being asserted low. OTE is latched in this case. To clear the OTE latch, both  $\overline{\text{RESET\_AB}}$  and  $\overline{\text{RESET\_CD}}$  must be asserted. Thereafter, the device resumes normal operation.

# Undervoltage Protection (UVP) and Power-On Reset (POR)

The UVP and POR circuits of the TAS5132 fully protect the device in any power-up/down and brownout situation. While powering up, the POR circuit resets the overload circuit (OLP) and ensures

that all circuits are fully operational when the GVDD\_X and VDD supply voltages reach 9.6 V (typical). Although GVDD\_X and VDD are independently monitored, a supply voltage drop below the UVP threshold on any VDD or GVDD\_X pin results in all half-bridge outputs immediately being set in the high-impedance (Hi-Z) state and SD being asserted low. The device automatically resumes operation when all supply voltages have increased above the UVP threshold.

#### **DEVICE RESET**

Two reset pins are provided for independent control of half-bridges A/B and C/D. When RESET\_AB is asserted low, all four power-stage FETs in half-bridges A and B are forced into a high-impedance (Hi-Z) state. Likewise, asserting RESET\_CD low forces all four power-stage FETs in half-bridges C and D into a high-impedance state. Thus, both reset pins are well suited for hard-muting the power stage if needed.

In BTL modes, to accommodate bootstrap charging prior to switching start, asserting the reset inputs low enables weak pulldown of the half-bridge outputs. In the SE mode, the weak pulldowns are not enabled, and it is therefore recommended to ensure bootstrap capacitor charging by providing a low pulse on the PWM inputs when reset is asserted high.

Asserting either reset input low removes any fault information to be signalled on the  $\overline{SD}$  output, i.e.,  $\overline{SD}$  is forced high.

A rising-edge transition on either reset input allows the device to resume operation after an overload fault. www.ti.com 14-Oct-2022

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TAS5132DDV	ACTIVE	HTSSOP	DDV	44	35	RoHS & Green	NIPDAU	Level-3-260C-168 HR	0 to 70	TAS5132	Samples
TAS5132DDVR	ACTIVE	HTSSOP	DDV	44	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	0 to 70	TAS5132	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Oct-2022

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TAS5132DDVR	HTSSOP	DDV	44	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 9-Aug-2022



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	TAS5132DDVR	HTSSOP	DDV	44	2000	350.0	350.0	43.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

#### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TAS5132DDV	DDV	HTSSOP	44	35	530	11.89	3600	4.9

PLASTIC SMALL OUTLINE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4206011/H



DDV (R-PDSO-G44) PowerPAD TM PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be attached directly to an external heatsink. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>. See the product data sheet for details regarding the exposed thermal pad dimensions.

PowerPAD is a trademark of Texas Instruments.



# DDV (R-PDSO-G44)


# PowerPAD ™SMALL OUTLINE PACKAGE

#### THERMAL INFORMATION

This PowerPAD<sup> $\mathbf{M}$ </sup> package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



•

Exposed Thermal Pad Dimensions

Top View

4206975-3/D 07/11

NOTE: All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated