











TAS5753MD

ZHCSFX6C -MARCH 2016-REVISED MAY 2017

# 具有数字音频处理器、DirectPath™ HP 和线路驱动器的 TAS5753MD 20 W I2S 输入 D 类放大器


#### 1 特性

- 音频输入/输出
  - 支持具有 4Ω 负载的 BTL 配置
  - 一个立体声串行音频输入
  - I2C 地址选择引脚
  - 支持 44.1kHz 和 48kHz 的采样率 (LJ/RJ/I<sup>2</sup>S)
- 耳机放大器和线路驱动器
  - 独立通道音量控制,增益为静音到 24dB 增益 (步长为 0.125dB)
  - 可编程 3 波段自动增益限制 (AGL)
  - 20 个可编程的 Biquad,适用于扬声器均衡 (EQ) 及其他音频处理 特性

#### • 通用特性

- I<sup>2</sup>C 串行控制接口可在无 MCLK 的情况下运行
- 自动速率检测
- 过热保护、短路保护和欠压保护
- 105dB SNR, A 加权,以满量程 (0dB) 为基准
- 效率高达 90%
- AD、BD 和三重调制
- 脉宽调制 (PWM) 电平计量
- 通过 4.5V 至 24V 的 PVDD 工作

#### 输出功率与电源电压



#### 2 应用

- LCD TV LED TV
- 低成本条形音箱
- 通用低成本音频设备

## 3 说明

TAS5753MD 器件是一款高效数字输入音频放大器,用于驱动采用桥接负载 (BTL) 配置的立体声扬声器。一个串行数据输入可处理最多两个离散音频通道并能与大多数数字音频处理器和 MPEG 解码器无缝整合。此器件可接受宽范围的输入数据和数据传输速率。一个完全可编程数据路径将这些通道路由至内部扬声器驱动器。


TAS5753MD 器件仅用作从器件,以接收外部提供的所有时钟。TAS5753MD 器件采用开关频率介于 288kHz 和 384kHz 之间的 PWM 载波,具体取决于输入采样率。与四阶噪声整形器结合的过采样可提供一个白噪音基准以及 20Hz 至 20kHz 的出色动态范围。器件具有一个集成式 DirectPath™耳机放大器和线路驱动器,用于提高系统级集成度并降低总体解决方案成本。

#### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TAS5753MD	HTSSOP (48)	12.50mm x 6.10mm

(1) 要了解所有可用封装,请参见数据表末尾的可订购产品附录。

#### 功能方框图





		ζ		
1	特性1		6.13 Typical Electrical Power Consumption	10
2	应用 1		6.14 Typical Characteristics	11
3	说明 1	7	Detailed Description	20
4	修订历史记录 2		7.1 Overview	<mark>20</mark>
5	Pin Configuration and Functions3		7.2 Functional Block Diagram	20
6	Specifications5		7.3 Audio Signal Processing Overview	21
•	6.1 Absolute Maximum Ratings		7.4 Feature Description	<mark>22</mark>
	6.2 ESD Ratings		7.5 Device Functional Modes	25
	6.3 Recommended Operating Conditions		7.6 Programming	26
	6.4 Thermal Characteristics		7.7 Register Maps	37
	6.5 Electrical Characteristics	8	Application and Implementation	<mark>55</mark>
	6.6 Speaker Amplifier Characteristics in All Modes 6		8.1 Application Information	<u>55</u>
	6.7 Speaker Amplifier Characteristics in Stereo Bridge		8.2 Typical Applications	
	Tied Load (BTL) Mode7	9	Power Supply Recommendations	64
	6.8 Speaker Amplifier Characteristics in Stereo Post-	10	Layout	65
	Filter Parallel Bridge Tied Load (Post-Filter PBTL)		10.1 Layout Guidelines	65
	Mode 7		10.2 Layout Examples	<u>66</u>
	6.9 Headphone Amplifier and Line Driver Characteristics	11	器件和文档支持	69
	6.10 Protection Circuitry Characteristics		11.1 社区资源	69
	6.11 I <sup>2</sup> C Interface Timing Requirements		11.2 商标	69
	6.12 Serial Audio Port Timing Requirements 8		11.3 静电放电警告	69

## 4 修订历史记录


注: 之前版本的页码可能与当前版本有所不同。

Changes from Revision B (January 2017) to Revision C	Page
Changed the "Device ID register" DEFAULT VALUE From: 0x40 To: 0x41 in the Register Summa	ary table 37
Changes from Revision A (November 2016) to Revision B	Page
Changed output power TYP from 'TBD' to '20.'	7
Changed output power TYP from 'TBD' to '39.'	7
Changes from Original (March 2016) to Revision A	Page
• 将产品状态更改为了生产数据	1



## 5 Pin Configuration and Functions

#### DCA Package 48-Pin HTSSOP With PowerPAD™ Top View



#### **Pin Functions**

	THI I dictions							
PIN		TYPE <sup>(1)</sup> TERMINATION		DESCRIPTION				
NAME	NUMBER	I I PE ( ''	TERMINATION	DESCRIPTION				
ADR/SPK_FAULT	20	DI/DO	_	Dual-function pin which sets the LSB of the 7-bit $I^2C$ address to 0 if pulled to GND, 1 if pulled to DVDD. If configured to be a fault output via the System Control Register 2 (0x05), the pin is pulled low when an internal fault with the speaker amplifier occurs. A pullup or pulldown resistor is required, as is shown in the .				
AGND	36	Р	_	Ground for analog circuitry <sup>(2)</sup>				
AVDD	19	Р	_	Power supply for internal analog circuitry				
ANA_REG1	18	Р	_	Linear voltage regulator output derived from AVDD supply which is used for internal analog circuitry. Nominal 1.8-V output. (3)				
ANA_REG2	37	Р	_	Linear voltage regulator output derived from AVDD supply which is used for internal analog circuitry. Nominal 3.3-V output. (3)				
BSTRPx	3, 42, 46, 47	Р	_	Connection points for the bootstrap capacitors which are used to create a power supply for the high-side gate drive of the device.				
DGND	35	Р	_	Ground for digital circuitry <sup>(2)</sup>				
DIG_REG	24	Р	_	Linear voltage regulator output derived from the DVDD supply which is used for internal digital circuitry. (3)				
DR_CN	12	Р	_	Negative pin for capacitor connection used in headphone amplifier and line driver charge pump				
DR_CP	13	Р	_	Positive pin for capacitor connection used in headphone amplifier and line driver charge pump				
DR_INx	7, 10	Al	_	Input for channel A or B of headphone amplifier or line driver				
DR_OUTx	8, 9	AO	_	Output for channel A or B of headphone amplifier or line driver				
DR_SDI	39	DI	_	Places the headphone amplifier/line driver in shutdown when pulled low.				

- (1) TYPE: Al = Analog input, AO = Analog output, DI = Digital Input, DO = Digital Output, P = Power, G = Ground (0 V)
- 2) This pin should be connected to the system ground.
- (3) This pin is provided as a connection point for filtering capacitors for the supply and must not be used to power any external circuitry.



## Pin Functions (continued)

PIN		(4)		
NAME	NUMBER	TYPE <sup>(1)</sup>	TERMINATION	DESCRIPTION
DRVSS	11	Р	_	Negative supply generated by charge pump for ground centered headphone and line driver output
DRVDD	14	Р	_	Power supply for internal headphone and line driver circuitry
DVDD	34	Р	_	Power supply for the internal digital circuitry
GVDD_REG	40	Р	_	Voltage regulator derived from PVDD supply <sup>(3)</sup>
LRCLK	26	DI	Pulldown	Word select clock of the serial audio port.
MCLK	21	DI	Pulldown	Master clock used for internal clock tree and sub-circuit and state machine clocking
NC	31	_	_	Not connected inside the device (all NC terminals should be connected to ground for optimal thermal performance)
OSC_GND	23	Р	_	Ground for oscillator circuitry (the terminal should be connected to the system ground)
OSC_RES	22	AO	_	Connection point for oscillator trim resistor
PDN	25	DI	Pullup	Quick powerdown of the device that is used upon an unexpected loss of the PVDD or DVDD power supply to quickly transition the outputs of the speaker amplifier to Hi-Z. The quick powerdown feature avoids the audible anamolies that would occur as a result of loss of either of the supplies.
PGND	1, 44	Р	_	Ground for power device circuitry <sup>(2)</sup>
PLL_FLTM	16	AI/AO	_	Negative connection point for the PLL loop filter components
PLL_FLTP	17	AI/AO	_	Positive connection point for the PLL loop filter components
PLL_GND	15	Р	_	Ground for PLL circuitry (this terminal should be connected to the system ground)
PowerPAD™	_	Р	_	Thermal and ground pad that provides both an electrical connection to the ground plane and a thermal path to the PCB for heat dissipation. The pad must be grounded to the system ground. (2)
PVDD	4, 41	Р	_	Power supply for internal power circuitry
RST	32	DI	Pullup	Places the device in reset when pulled low
SCL	30	DI	_	I <sup>2</sup> C serial control port clock
SCLK	27	DI	Pulldown	Bit clock of the serial audio port
SDA	29	DI/DO	_	I <sup>2</sup> C serial control port data
SDIN	28	DI	Pulldown	Data line to the serial data port
SPK_OUTx	2, 43, 45, 48	AO	_	Speaker amplifier outputs
SSTIMER	38	AI	_	Controls ramp time of SPK_OUTx to minimize pop. Leave the pin floating for BD mode. Requires capacitor to GND in AD mode, as is shown in . The capacitor determines the ramp time.
TEST1/TEST2	5/6	DO		Used for testing during device production (the terminal must be left floating)
TEST3	33	DI	_	Used for testing during device production (the terminal must be connected to GND)



#### **Specifications**

## 6.1 Absolute Maximum Ratings<sup>(1)</sup>

Over operating free-air temperature range (unless otherwise noted).

		MIN	MAX	UNIT
Temperature	Ambient operating temperature, T <sub>A</sub>	0	85	°C
Supply voltage	DVDD, DRVDD, AVDD	-0.3	4.2	V
Supply voltage	PVDD	-0.3	30	V
	DVDD referenced digital inputs	-0.5	DVDD + 0.5	V
Input voltage	5-V tolerant digital inputs (2)	-0.5	DVDD + 2.5 <sup>(3)</sup>	V
	DR_INx	DRVSS - 0.3	DRVDD + 0.3	٧
HP Load	R <sub>LOAD</sub> (HP)	12.8	N/A	Ω
Line Driver Load	R <sub>LOAD</sub> (LD)	600	N/A	Ω
Voltage at speaker output pins	SPK_OUTx	-0.03	32	V
Voltage at BSTRPx pins	BSTRPx	-0.03	39	٧
Storage temperature, T <sub>stg</sub>		-40	125	°C

Stresses beyond those listed under Absolute Maximum Ratings can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods can affect device reliability. 5-V tolerant inputs are PDN, RESET, SCLK, LRCLK, MCLK, SDIN, SDA, and SCL.

#### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
T <sub>A</sub>	Ambient operating temperature	0	85	°C
VDD	DVDD, DRVDD, and AVDD supply	2.97	3.63	V
PVDD	PVDD supply	4.5	26.4 <sup>(1)</sup>	V
V <sub>IH</sub>	Input logic high	2		V
V <sub>IL</sub>	Input logic low		0.8	V
R <sub>HP</sub>	Minimum HP load	16		Ω
R <sub>LD</sub>	Minimum line driver load	600		Ω
R <sub>SPK(BTL)</sub>	Minimum speaker load in BTL mode	4		Ω
R <sub>SPK(PBTL)</sub>	Minimum speaker load in post-filter PBTL mode	2		Ω
L <sub>FILT</sub>	Minimum output inductance under short-circuit condition	10		μΗ

<sup>(1)</sup> For operation at PVDD levels greater than 18 V, the modulation limit must be set to 93.8% via the control port register 0x10.

Maximum pin voltage should not exceed 6 V.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.4 Thermal Characteristics

			DCA (48 Pins)		
	THERMAL METRIC <sup>(1)</sup>	Special Test Case	JEDEC Standard 2- Layer PCB	JEDEC Standard 4- Layer PCB	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(1)</sup>		49.9	26.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance <sup>(2)</sup>	14.9			°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance (3)	6.9			°C/W
ΨЈТ	Junction-to-top characterization parameter (4)		1.1	8.0	°C/W
ΨЈВ	Junction-to-board characterization parameter <sup>(5)</sup>		10.8	8.0	°C/W
$R_{\theta JC(bott} \\ \text{om)}$	Junction-to-case (bottom) thermal resistance <sup>(6)</sup>	1.7		·	°C/W

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (3) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (4) The junction-to-top characterization parameter, ψJT, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining RθJA, using a procedure described in JESD51-2a (sections 6 and 7).
- (5) The junction-to-board characterization parameter, ψJB, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining RθJA, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

#### 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	ADR/SPK_FAULT and SDA	$I_{OH} = -4 \text{ mA}$ DVDD = AVDD = 3 V	2.4			V
V <sub>OL</sub>	Low-level output voltage		I <sub>OL</sub> = 4 mA DVDD = AVDD = 3 V			0.5	V
I <sub>IL</sub>	Low-level input current	Digital Inputs	V <sub>I</sub> < V <sub>IL</sub> DVDD = AVDD = 3.6 V			75	μΑ
I <sub>IH</sub>	High-level input current		V <sub>I</sub> > V <sub>IH</sub> DVDD = AVDD = 3.6 V			75	μА
		2.2. V supply voltage	Normal mode		49	68	
I <sub>DD</sub>	3.3-V supply current	3.3-V supply voltage (DVDD, AVDD)	Reset (RST = low, PDN = high)		23	38	mA

#### 6.6 Speaker Amplifier Characteristics in All Modes

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
4	Speaker amplifier switching	11.025-kHz, 22.05-kHz, or 44.1-kHz data rate ±2%		352.8		kHz
†SPK_AMP	frequency	48-kHz, 24-kHz, 12-kHz, 8-kHz, 16-kHz, or 32-kHz data rate ±2%		384		kHz
	On resistance of output MOSFET (both high-side and low-side)	PVDD = 15 V, T <sub>A</sub> = 25°C, die only		120		$m\Omega$
R <sub>DS(ON)</sub>		PVDD = 15 V, T <sub>A</sub> = 25°C, includes: die, bond wires, leadframe		160		$m\Omega$
R <sub>PD</sub>	Internal pulldown resistor at output of each half-bridge making up the full bridge outputs	Connected when drivers are hi-Z to provide bootstrap capacitor charge		3		kΩ



#### 6.7 Speaker Amplifier Characteristics in Stereo Bridge Tied Load (BTL) Mode

 $T_A$  = 25°C, PVDD = 18 V, AVDD = DRVDD = DVDD = 3.3 V, audio input signal = 1-kHz sine wave, BTL, AD mode,  $f_S$  = 48 kHz, RSPK = 8  $\Omega$ , AES17 filter,  $f_{PWM}$  = 384 kHz, external components per , and in accordance with recommended operating conditions (unless otherwise specified).

	PARAMETER	TEST CONDITIONS	MIN TYP	P MAX	UNIT
ICN <sub>(SPK)</sub>	Idle channel noise	PVDD = 18 V, A-Weighted	50	6	μVrms
		PVDD = 8 V, 10% THD, 1-kHz input signal		1	W
P <sub>O(SPK)</sub>	Maximum continuous output power per channel	PVDD = 13 V, 10% THD, 1-kHz input signal	10.9	5	W
		PVDD = 18 V, 10% THD, 1-kHz input signal	20	)	W
SNR <sub>(SPK)</sub>	Signal-to-noise ratio (referenced to 0dBFS input signal)	PVDD = 18 V, A-weighted, f = 1 kHz, maximum power at THD < 1%	109	5	dB
		PVDD = 18 V; P <sub>O</sub> = 1 W	0.15%	, 0	
THD+N <sub>(SPK)</sub>	Total harmonic distortion and noise	PVDD = 13 V; P <sub>O</sub> = 1 W	0.13%	, 0	
	110100	PVDD = 8 V; P <sub>O</sub> = 1 W	0.2%	ó	
V T-II.	Crosstalk (worst case between L-	P <sub>O</sub> = 1 W, f = 1 kHz (BD mode)	-70	)	dB
X-Talk <sub>(SPK)</sub>	to-R and R-to-L coupling)	P <sub>O</sub> = 1 W, f = 1 kHz (AD mode)	-48	3	dB

## 6.8 Speaker Amplifier Characteristics in Stereo Post-Filter Parallel Bridge Tied Load (Post-Filter PBTL) Mode

 $T_A$  = 25°C, PVDD = 18 V, AVDD = DRVDD = DVDD = 3.3 V, audio input signal = 1-kHz sine wave, BTL, AD mode,  $f_S$  = 48 kHz, RSPK = 4  $\Omega$ , AES17 filter,  $f_{PWM}$  = 384 kHz, external components per , and in accordance with recommended operating conditions (unless otherwise specified).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ICN <sub>(SPK)</sub>	Idle channel noise	PVDD = 18 V, A-Weighted		42		μVrms
		PVDD = 13 V, 10% THD, 1-kHz input signal		18.9		W
P <sub>O(SPK)</sub> Maximum continuous output power per channel	PVDD = 8 V, 10% THD, 1-kHz input signal		7.2		W	
		PVDD = 18 V, 10% THD, 1-kHz input signal		39		W
SNR <sub>(SPK)</sub>	Signal-to-noise ratio (referenced to 0dBFS input signal)	PVDD = 18 V, A-weighted, f = 1 kHz, maximum power at THD < 1%		105		dB
		PVDD = 18 V; P <sub>O</sub> = 1 W		0.06%		
THD+N <sub>(SPK)</sub>	Total harmonic distortion and noise	PVDD = 13 V; P <sub>O</sub> = 1 W		0.03%		
	110100	PVDD = 8 V; P <sub>O</sub> = 1 W		0.15%		

#### 6.9 Headphone Amplifier and Line Driver Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>CP</sub>	Charge pump switching frequency		200	300	400	kHz
P <sub>O(HP)</sub>	Headphone amplifier output power	$R_{LOAD}(HP) = 32 \Omega$ , THD+N = 1%, outputs in phase		55		mW
SNR <sub>(HP)</sub>	Signal-to-noise ratio	(Referenced to 55-mW output signal), $R_{LOAD}(HP) = 32 \Omega$ , A-Weighted		101		dB
SNR <sub>(LD)</sub>	Signal-to-noise ratio	(Referenced to 2-Vrms output signal), $R_{LOAD}(LD) = 10 \text{ k}\Omega$ , A-Weighted		105		dB



## **6.10 Protection Circuitry Characteristics**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OCE <sub>THRES</sub>	Overcurrent threshold for each BTL output	PVDD = 15 V, T <sub>A</sub> = 25°C		4.5		Α
UVE <sub>THRES(PVDD)</sub>	Undervoltage error (UVE) threshold	PVDD falling		4		V
UVE <sub>THRES(AVDD)</sub>	Undervoltage error (UVE) threshold	AVDD falling		4.1		V
UVE <sub>HYST(PVDD)</sub>	UVE recovery threshold	PVDD rising		4.5		V
UVE <sub>HYST(AVDD)</sub>	UVE recovery threshold	AVDD rising		2.7		V
OTE <sub>THRES</sub>	Overtemperature error (OTE) threshold			150		°C
OTE <sub>HYST</sub>	OTE recovery threshold			30		°C

6.11 I<sup>2</sup>C Interface Timing Requirements


		MIN	TYP	MAX	UNIT
t <sub>w(RST)</sub>	Pulse duration, RST active	100			μS
t <sub>d(I²C_ready)</sub>	Time to enable I <sup>2</sup> C after RST goes high			13.5	ms
f <sub>SCL</sub>	Frequency, SCL			400	kHz
t <sub>w(H)</sub>	Pulse duration, SCL high	0.6			μS
t <sub>w(L)</sub>	Pulse duration, SCL low	1.3			μS
t <sub>r</sub>	Rise time, SCL and SDA			300	ns
t <sub>f</sub>	Fall time, SCL and SDA			300	ns
t <sub>su1</sub>	Setup time, SDA to SCL	100			ns
t <sub>h1</sub>	Hold time, SCL to SDA	0			ns
t <sub>(buf)</sub>	Bus free time between stop and start conditions	1.3			μS
t <sub>su2</sub>	Setup time, SCL to start condition	0.6			μS
t <sub>h2</sub>	Hold time, start condition to SCL	0.6			μS
t <sub>su3</sub>	Setup time, SCL to stop condition	0.6			μS
C <sub>L</sub>	Load capacitance for each bus line		400		pF

## 6.12 Serial Audio Port Timing Requirements

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>SCLKIN</sub>	Frequency, SCLK 32 $\times$ f <sub>S</sub> , 48 $\times$ f <sub>S</sub> , 64 $\times$ f <sub>S</sub>	C <sub>L</sub> ≤ 30 pF	1.024		12.288	MHz
t <sub>su1</sub>	Setup time, LRCK to SCLK rising edge		10			ns
t <sub>h1</sub>	Hold time, LRCK from SCLK rising edge		10			ns
t <sub>su2</sub>	Setup time, SDIN to SCLK rising edge		10			ns
t <sub>h2</sub>	Hold time, SDIN from SCLK rising edge		10			ns
	LRCK frequency		8	48	48	kHz
	SCLK duty cycle		40%	50%	60%	
	LRCK duty cycle		40%	50%	60%	
	SCLK rising edges between LRCK rising edges		32		64	SCLK edges
t <sub>(edge)</sub>	LRCK clock edge with respect to the falling edge of SCLK		-1/4		1/4	SCLK period
t <sub>r</sub> /t <sub>f</sub>	Rise/fall time for SCLK/LRCK				8	ns
	LRCK allowable drift before LRCK reset				4	MCLKs





NOTE: On power up, hold the TAS5753MD  $\overline{RST}$  LOW for at least 100  $\mu s$  after DVDD has reached 3 V.

NOTE: If RST is asserted LOW while PDN is LOW, then RST must continue to be held LOW for at least 100 μs after PDN is deasserted (HIGH).

Figure 1. Reset Timing




Figure 2. SCL and SDA Timing




Figure 3. Start and Stop Conditions Timing






Figure 4. Serial Audio Port Timing

## 6.13 Typical Electrical Power Consumption

over operating free-air temperature range (unless otherwise noted), with DVDD = 3.3 V and AVDD = PVDD, external components as specified on the EVM.

SPEAKER AMPLIFIER STATE					_	P <sub>DISS</sub>
f <sub>SPK_AMP</sub>	OPERATIONAL STATE	CONFIGURATION SETTINGS	V <sub>PVDD</sub> [V]	I <sub>PVDD</sub> [mA]	I <sub>VDD</sub> [mA]	(From all Supplies) [W]
384kHz	Idle RST pulled high, speaker amplifier outputs at 50/50 mute		18	20	48	0.51
	Reset	RST pulled low, PDN pulled high		5	21	0.16




## 6.14 Typical Characteristics

**Table 1. Quick Reference Table** 

OUTPUT CONFIGURATION	PLOT TITLE	FIGURE NUMBER
	Output Power vs Supply Voltage – BTL	Figure 5
	THD+N vs Frequency – BTL	Figure 6
	THD+N vs Frequency – BTL	Figure 7
	THD+N vs Frequency – BTL	Figure 8
	THD+N vs Frequency – BTL	Figure 9
	THD+N vs Output Power – BTL	Figure 10
Bridge Tied Load (BTL) Configuration Curves	THD+N vs Output Power – BTL	Figure 11
Comiguration Curves	THD+N vs Output Power – BTL	Figure 12
	THD+N vs Output Power – BTL	Figure 13
	Noise vs Supply Voltage – BTL	Figure 14
	Efficiency vs Output Power – BTL	Figure 15
	Idle Channel Current vs Supply Voltage – BTL	Figure 16
	Powerdown Current vs Supply Voltage – BTL	Figure 17
	Output Power vs Supply Voltage – PBTL	Figure 18
	Output Power vs Frequency – PBTL	Figure 19
	Output Power vs Frequency – PBTL	Figure 20
	Output Power vs Frequency – PBTL	Figure 21
	Output Power vs Frequency – PBTL	Figure 22
	THD+N vs Output Power – PBTL	Figure 23
Parallel Bridge Tied Load (PBTL) Configuration Curves	THD+N vs Output Power – PBTL	Figure 24
(I DTL) Configuration Curves	THD+N vs Output Power – PBTL	Figure 25
	THD+N vs Output Power – PBTL	Figure 26
	Noise vs Supply Voltage – PBTL	Figure 27
	Efficiency vs Output Power – PBTL	Figure 28
	Idle Channel Draw vs Supply Voltage – PBTL	Figure 29
	Power Down Current vs Supply Voltage – PBTL	Figure 30
	Headphone Total Harmonic Distortion + Noise vs Frequency	Figure 31
Headphone Amplifier	Headphone Total Harmonic Distortion + Noise vs Output Power	Figure 32
Configuration Curves	Headphone Crosstalk vs Frequency	Figure 33
	Headphone Crosstalk vs Frequency	Figure 34
	Line Driver Total Harmonic Distortion + Noise vs Frequency	Figure 35
Line Driver Configuration Curves	Line Driver THD+N vs Output Voltage	Figure 36
Cuives	Line Driver Crosstalk vs Frequency	Figure 37


#### TEXAS INSTRUMENTS

#### 6.14.1 Typical Characteristics – BTL Mode






## Typical Characteristics – BTL Mode (continued)






## **Typical Characteristics – BTL Mode (continued)**






#### 6.14.2 Typical Characteristics – PBTL Mode




#### TEXAS INSTRUMENTS

## Typical Characteristics – PBTL Mode (continued)






## Typical Characteristics - PBTL Mode (continued)




#### 6.14.3 Typical Characteristics - Headphone Amplifier




## TEXAS INSTRUMENTS

## Typical Characteristics - Headphone Amplifier (continued)




#### 6.14.4 Typical Characteristics - Line Driver





## Typical Characteristics - Line Driver (continued)





#### 7 Detailed Description

#### 7.1 Overview

The TAS5753MD device is an efficient, digital-input audio amplifier for driving stereo speakers configured as a bridge tied load (BTL). In parallel bridge tied load (PBTL) in can produce higher power by driving the parallel outputs into a single lower impedance load. One serial data input allows processing of up to two discrete audio channels and seamless integration to most digital audio processors and MPEG decoders. The device accepts a wide range of input data and data rates. A fully programmable data path routes these channels to the internal speaker drivers.

The TAS5753MD device is a slave-only device receiving all clocks from external sources. The TAS5753MD device operates with a PWM carrier between a 384-kHz switching rate and a 288-kHz switching rate, depending on the input sample rate. Over-sampling combined with a fourth-order noise shaper provides a flat noise floor and excellent dynamic range from 20 Hz to 20 kHz.

## 7.2 Functional Block Diagram




Figure 38. TAS5753MD Functional Block Diagram



## 7.3 Audio Signal Processing Overview




Figure 39. TAS5753MD Audio Process Flow

#### 7.4 Feature Description

#### 7.4.1 Clock, Autodetection, and PLL

The TAS5753MD device is an I<sup>2</sup>S slave device. The TAS5753MD device accepts MCLK, SCLK, and LRCK. The digital audio processor (DAP) supports all the sample rates and MCLK rates that are defined in the *Clock Control Register*.

The TAS5753MD device checks to verify that SCLK is a specific value of 32  $f_S$ , 48  $f_S$ , or 64  $f_S$ . The DAP only supports a 1 x  $f_S$  LRCK. The timing relationship of these clocks to SDIN is shown in subsequent sections. The clock section uses MCLK or the internal oscillator clock (when MCLK is unstable, out of range, or absent) to produce the internal clock (DCLK) running at 512 times the PWM switching frequency.

The DAP can autodetect and set the internal clock control logic to the appropriate settings for all supported clock rates as defined in the *Clock Control Register*.

The TAS5753MD device has robust clock error handling that uses the built-in trimmed oscillator clock to quickly detect changes/errors. Once the system detects a clock change/error, the system mutes the audio (through a single-step mute) and then forces PLL to limp using the internal oscillator as a reference clock. Once the clocks are stable, the system autodetects the new rate and reverts to normal operation. During this process, the default volume is restored in a single step (also called hard unmute). The ramp process can be programmed to ramp back slowly (also called soft unmute) as defined in the *Volume Configuration Register*.

#### 7.4.2 PWM Section

The TAS5753MD DAP device uses noise-shaping and customized nonlinear correction algorithms to achieve high power efficiency and high-performance digital audio reproduction. The DAP uses a fourth-order noise shaper to increase dynamic range and SNR in the audio band. The PWM section accepts 24-bit PCM data from the DAP and outputs two BTL PWM audio output channels.

The PWM section has individual-channel dc-blocking filters that can be enabled and disabled. The filter cutoff frequency is less than 1 Hz.

The PWM section has an adjustable maximum modulation limit of 93.8% to 99.2%. For PVDD > 18 V the modulation index must be limited to 96.1% for safe and reliable operation.

#### 7.4.3 PWM Level Meter

The structure in Figure 40 shows the PWM level meter that can be used to study the power profile.




Figure 40. PWM Level Meter Structure


#### 7.4.4 Automatic Gain Limiter (AGL)

The AGL scheme has three AGL blocks. One ganged AGL exists for the high-band left/right channels, the midband left/right channels, and the low-band left/right channels.

The AGL input/output diagram is shown in Figure 41.




#### **Feature Description (continued)**



Professional-quality dynamic range compression automatically adjusts volume to flatten volume level.

- Each AGL has adjustable threshold levels.
- · Programmable attack and decay time constants
- Transparent compression: compressors can attack fast enough to avoid apparent clipping before engaging, and decay times can be set slow enough to avoid pumping.

Figure 41. Automatic Gain Limiter



T = 9.23 format, all other AGL coefficients are 3.23 format

Figure 42. AGL Structure

**Table 2. AGL Structure** 

	α, ω	Т	αa, ωa / αd, ωd
AGL 1	0x3B	0x40	0x3C
AGL 2	0x3E	0x43	0x3F
AGL 3	0x47	0x41	0x42
AGL 4	0x48	0x44	0x45

#### 7.4.5 Headphone/Line Amplifier

An integrated ground centered DirectPath combination headphone amplifier and line driver is integrated in the TAS5729MD. This headphone/line amplifier can be used independently from the device speaker amplifier modes, with analog single-ended inputs DR\_INA and DR\_INB, linked to the respective analog outputs DR\_OUTA, and DR\_OUTB. A basic diagram of the headphone/line amplifier is shown in Figure 43.




Figure 43. Headphone/Line Amplifier

The DR\_SDI pin can be used to turn on or off the headphone amplifier and line driver. The DirectPath amplifier makes use of the provided positive and negative supply rails generated by the IC. The output voltages are centered at zero volts with the capability to swing to the positive rail or negative rail; combining this capability with the built-in click and pop reduction circuit, the DirectPath amplifier requires no output dc blocking capacitors.

#### 7.4.6 Fault Indication

ADR/FAULT is an input pin during power up. This pin can be programmed after RST to be an output by writing 1 to bit 0 of I<sup>2</sup>C register 0x05. In that mode, the ADR/FAULT pin has the definition shown in Table 3.

Any fault resulting in device shutdown is signaled by the ADR/FAULT pin going low (see Table 3). A latched version of this pin is available on D1 of register 0x02. This bit can be reset only by an I<sup>2</sup>C write.

Table 3.	ADR/I	FAULT	Output	<b>States</b>
----------	-------	-------	--------	---------------

ADR/FAULT	DESCRIPTION
0	Overcurrent (OC) or undervoltage (UVP) error or overtemperature error (OTE) or overvoltage
	error
1	No faults (normal operation)

#### 7.4.7 SSTIMER Pin Functionality

The SSTIMER pin uses a capacitor connected between this pin and ground to control the output duty cycle when exiting all-channel shutdown. The capacitor on the SSTIMER pin is slowly charged through an internal current source, and the charge time determines the rate at which the output transitions from a near-zero duty cycle to the desired duty cycle. This allows for a smooth transition that minimizes audible pops and clicks. When the part is shut down, the drivers are placed in the high-impedance state and transition slowly down through an internal 3-k $\Omega$  resistor, similarly minimizing pops and clicks. The shutdown transition time is independent of the SSTIMER pin capacitance. Larger capacitors increase the start-up time, while smaller capacitors decrease the start-up time. The SSTIMER pin can be left floating for BD modulation.

#### 7.4.8 Device Protection System

#### 7.4.8.1 Overcurrent (OC) Protection With Current Limiting

The TAS5753MD device has independent, fast-reacting current detectors on all high-side and low-side powerstage FETs. The detector outputs are closely monitored to prevent the output current from increasing beyond the overcurrent threshold defined in the Protection Circuitry Characteristics table.

If the output current increases beyond the overcurrent threshold, the device shuts down and the outputs transition to the off or high impedance (Hi-Z) state. The device returns to normal operation once the fault condition (i.e., a short circuit on the output) is removed. Current-limiting and overcurrent protection are not independent for half-bridges. That is, if the bridge-tied load between half-bridges A and B causes an overcurrent fault, half-bridges A, B, C, and D shut down.



#### 7.4.8.2 Overtemperature Protection

The TAS5753MD device has an overtemperature-protection system. If the device junction temperature exceeds 150°C (nominal), the device enters thermal shutdown, where all half-bridge outputs enter the high-impedance (Hi-Z) state, and ADR/FAULT asserts low if the device is configured to function as a fault output. The TAS5753MD device recovers automatically once the junction temperature of the device drops approximately 30°C.

#### 7.4.8.3 Undervoltage Protection (UVP) and Power-On Reset (POR)

The UVP and POR circuits of the TAS5753MD device fully protect the device in any power-up/down and brownout situation. While powering up, the POR circuit resets the overload circuit (OLP) and ensures that all circuits are fully operational when the PVDD and AVDD supply voltages reach and 2.7 V, respectively. Although PVDD and AVDD are independently monitored. For PVDD, if the supply voltage drops below the UVP threshold, the protection feature immediately sets all half-bridge outputs to the high-impedance (Hi-Z) state and asserts ADR/FAULT low.

#### 7.5 Device Functional Modes

The TAS5753MD device is a digital input class-d amplifier with audio processing capabilities. The TAS5753MD device has numerous modes to configure and control the device.

#### 7.5.1 Serial Audio Port Operating Modes

The serial audio port in the TAS5753MD device supports industry-standard audio data formats, including I<sup>2</sup>S, Left-justified(LJ) and Right-justified(RJ) formats. To select the data format that will be used with the device can controlled by using the serial data interface registers 0x04. The default is 24bit, I<sup>2</sup>S mode. The timing diagrams for the various serial audio port are shown in the *Serial Interface Control and Timing* section

#### 7.5.2 Communication Port Operating Modes

The TAS5753MD device is configured via an I<sup>2</sup>C communication port. The I<sup>2</sup>C communication protocol is detailed in the 7.7 I<sup>2</sup>C Serial Control Port Requirements and Specifications section.



#### **Device Functional Modes (continued)**

#### 7.5.3 Speaker Amplifier Modes

The TAS5753MD device can be configured as:

- Stereo Mode
- Mono Mode

#### 7.5.3.1 Stereo Mode

Stereo mode is the most common option for the TAS5753MD. TAS5753MD can be connected in 2.0 mode to drive stereo channels. Detailed application section regarding the stereo mode is discussed in the *Stereo Bridge Tied Load Application* section.

#### 7.5.3.2 Mono Mode

Mono mode is described as the operation where the two BTL outputs of amplifier are placed in parallel with one another to provide increase in the output power capability. This mode is typically used to drive subwoofers, which require more power to drive larger loudspeakers with high-amplitude, low-frequency energy. Detailed application section regarding the mono mode is discussed in the *Mono Parallel Bridge Tied Load Application* section.

#### 7.6 Programming

#### 7.6.1 I<sup>2</sup>C Serial Control Interface

The TAS5753MD device has a bidirectional I<sup>2</sup>C interface that is compatible with the Inter IC (I<sup>2</sup>C) bus protocol and supports both 100-kHz and 400-kHz data transfer rates for single- and multiple-byte write and read operations. This is a slave-only device that does not support a multimaster bus environment or wait-state insertion. The control interface is used to program the registers of the device and to read device status.

The DAP supports the standard-mode I<sup>2</sup>C bus operation (100 kHz maximum) and the fast I<sup>2</sup>C bus operation (400 kHz maximum). The DAP performs all I<sup>2</sup>C operations without I<sup>2</sup>C wait cycles.

#### 7.6.1.1 General I<sup>2</sup>C Operation

The I²C bus employs two signals, SDA (data) and SCL (clock), to communicate between integrated circuits in a system. Data is transferred on the bus serially, one bit at a time. The address and data can be transferred in byte (8-bit) format, with the most-significant bit (MSB) transferred first. In addition, each byte transferred on the bus is acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data pin (SDA) while the clock is high to indicate start and stop conditions. A high-to-low transition on SDA indicates a start and a low-to-high transition indicates a stop. Normal data-bit transitions must occur within the low time of the clock period. These conditions are shown in Figure 44. The master generates the 7-bit slave address and the read/write (R/W) bit to open communication with another device and then waits for an acknowledge condition. The TAS5753MD device holds SDA low during the acknowledge clock period to indicate an acknowledgment. When this occurs, the master transmits the next byte of the sequence. Each device is addressed by a unique 7-bit slave address plus R/W bit (1 byte). All compatible devices share the same signals via a bidirectional bus using a wired-AND connection. An external pullup resistor must be used for the SDA and SCL signals to set the high level for the bus.




Figure 44. Typical I<sup>2</sup>C Sequence

T0035-01



No limit exists for the number of bytes that can be transmitted between start and stop conditions. When the last word transfers, the master generates a stop condition to release the bus. A generic data transfer sequence is shown in Figure 44.

The 7-bit address for the TAS5753MD device is 0101 010 (0x54) or 0101 011 (0x56) as defined by ADR/FAULT (external pulldown for 0x54 and pullup for 0x56).

#### 7.6.1.2 I<sup>2</sup>C Slave Address

The ADR/FAULT is an input pin during power-up and after each toggle of RST, which is used to set the I<sup>2</sup>C sub-address of the device. The ADR/FAULT can also operate as a fault output after power-up is complete and the address has been latched in.

At power-up, and after each toggle of  $\overline{RST}$ , the pin is read to determine its voltage level. If the pin is left floating, an internal pull-up will set the I²C sub-address to 0x56. This will also be the case if an external resistor is used to pull the pin up to AVDD. To set the sub-address to 0x54, an external resistor (specified in Typical Applications) must be connected to the system ground.

As mentioned, the pin can also be reconfigured as an output driver via  $I^2C$  for fault monitoring. Use System Control Register 2 (0x05) to set ADR/FAULT pin to be used as a fault output during fault conditions.

#### 7.6.1.2.1 I2C Device Address Change Procedure

- 1. Write to device address change enable register, 0xF8 with a value of 0xF9A5 A5A5.
- 2. Write to device register 0xF9 with a value of 0x0000 00XX, where XX is the new address.
- 3. Any writes after that should use the new device address XX.

#### 7.6.1.3 Single- and Multiple-Byte Transfers

The serial control interface supports both single-byte and multiple-byte read/write operations for subaddresses 0x00 to 0x1F. However, for the subaddresses 0x20 to 0xFF, the serial control interface supports only multiple-byte read/write operations (in multiples of 4 bytes).

During multiple-byte read operations, the DAP responds with data, a byte at a time, starting at the subaddress assigned, as long as the master device continues to respond with acknowledges. If a particular subaddress does not contain 32 bits, the unused bits are read as logic 0.

During multiple-byte write operations, the DAP compares the number of bytes transmitted to the number of bytes that are required for each specific subaddress. For example, if a write command is received for a biquad subaddress, the DAP must receive five 32-bit words. If fewer than five 32-bit data words have been received when a stop command (or another start command) is received, the received data is discarded.

Supplying a subaddress for each subaddress transaction is referred to as random I<sup>2</sup>C addressing. The TAS5753MD device also supports sequential I<sup>2</sup>C addressing. For write transactions, if a subaddress is issued followed by data for that subaddress and the 15 subaddresses that follow, a sequential I<sup>2</sup>C write transaction has taken place, and the data for all 16 subaddresses is successfully received by the TAS5753MD device. For I<sup>2</sup>C sequential-write transactions, the subaddress then serves as the start address, and the amount of data subsequently transmitted before a stop or start is transmitted determines how many subaddresses are written. As was true for random addressing, sequential addressing requires that a complete set of data be transmitted. If only a partial set of data is written to the last subaddress, the data for the last subaddress is discarded. However, all other data written is accepted; only the incomplete data is discarded.

#### 7.6.1.4 Single-Byte Write

As shown in Figure 45, a single-byte data-write transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the read/write bit. The read/write bit determines the direction of the data transfer. For a data-write transfer, the read/write bit is a 0. After receiving the correct I<sup>2</sup>C device address and the read/write bit, the DAP responds with an acknowledge bit. Next, the master transmits the address byte or bytes corresponding to the internal memory address being accessed. After receiving the address byte, the TAS5753MD device again responds with an acknowledge bit. Next, the master device transmits the data byte to be written to the memory address being accessed. After receiving the data byte, the TAS5753MD device again responds with an acknowledge bit. Finally, the master device transmits a stop condition to complete the single-byte data-write transfer.




Figure 45. Single-Byte Write Transfer

#### 7.6.1.5 Multiple-Byte Write

A multiple-byte data-write transfer is identical to a single-byte data-write transfer except that multiple data bytes are transmitted by the master device to the DAP as shown in Figure 46. After receiving each data byte, the TAS5753MD device responds with an acknowledge bit.




Figure 46. Multiple-Byte Write Transfer

#### 7.6.1.6 Single-Byte Read

As shown in Figure 47, a single-byte data-read transfer begins with the master device transmitting a start condition, followed by the I²C device address and the read/write bit. For the data read transfer, both a write followed by a read are actually done. Initially, a write is done to transfer the address byte or bytes of the internal memory address to be read. As a result, the read/write bit becomes a 0. After receiving the TAS5753MD address and the read/write bit, TAS5753MD device responds with an acknowledge bit. In addition, after sending the internal memory address byte or bytes, the master device transmits another start condition followed by the TAS5753MD address and the read/write bit again. This time, the read/write bit becomes a 1, indicating a read transfer. After receiving the address and the read/write bit, the TAS5753MD device again responds with an acknowledge bit. Next, the TAS5753MD device transmits the data byte from the memory address being read. After receiving the data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the single-byte data-read transfer.






Figure 47. Single-Byte Read Transfer

#### 7.6.1.7 Multiple-Byte Read

A multiple-byte data-read transfer is identical to a single-byte data-read transfer except that multiple data bytes are transmitted by the TAS5753MD device to the master device as shown in Figure 48. Except for the last data byte, the master device responds with an acknowledge bit after receiving each data byte.




Figure 48. Multiple-Byte Read Transfer

#### 7.6.2 Serial Interface Control and Timing

#### 7.6.2.1 Serial Data Interface

Serial data is input on SDIN. The PWM outputs are derived from SDIN. The TAS5753MD DAP accepts serial data in 16-bit, 20-bit, or 24-bit left-justified, right-justified, and I<sup>2</sup>S serial data formats.

#### 7.6.2.2 I<sup>2</sup>S Timing

I<sup>2</sup>S timing uses LRCK to define when the data being transmitted is for the left channel and when the data is for the right channel. LRCK is low for the left channel and high for the right channel. A bit clock running at  $32 \times f_S$ ,  $48 \times f_S$ , or  $64 \times f_S$  is used to clock in the data. A delay of one bit clock exists from the time the LRCK signal changes state to the first bit of data on the data lines. The data is written MSB-first and is valid on the rising edge of bit clock. The DAP masks unused trailing data bit positions.



2-Channel I<sup>2</sup>S (Philips Format) Stereo Input





Figure 49. I<sup>2</sup>S 64-f<sub>S</sub> Format



2-Channel I<sup>2</sup>S (Philips Format) Stereo Input/Output (24-Bit Transfer Word Size)



NOTE: All data presented in two's-complement form with MSB first.

Figure 50. I2S 48-f<sub>S</sub> Format

2-Channel I<sup>2</sup>S (Philips Format) Stereo Input




Figure 51. I<sup>2</sup>S 32-f<sub>S</sub> Format



#### 7.6.2.3 Left-Justified

Left-justified (LJ) timing uses LRCK to define when the data being transmitted is for the left channel and when the data is for the right channel. LRCK is high for the left channel and low for the right channel. A bit clock running at  $32 \times f_S$ ,  $48 \times f_S$ , or  $64 \times f_S$  is used to clock in the data. The first bit of data appears on the data lines at the same time LRCK toggles. The data is written MSB-first and is valid on the rising edge of the bit clock. The DAP masks unused trailing data bit positions.

#### 2-Channel Left-Justified Stereo Input





Figure 52. Left-Justified 64-f<sub>S</sub> Format



2-Channel Left-Justified Stereo Input (24-Bit Transfer Word Size)



NOTE: All data presented in two's-complement form with MSB first.

Figure 53. Left-Justified 48-f<sub>S</sub> Format

#### 2-Channel Left-Justified Stereo Input




Figure 54. Left-Justified 32-f<sub>S</sub> Format



#### 7.6.2.4 Right-Justified

Right-justified (RJ) timing uses LRCK to define when the data being transmitted is for the left channel and when the data is for the right channel. LRCK is high for the left channel and low for the right channel. A bit clock running at  $32 \times f_S$ ,  $48 \times f_S$ , or  $64 \times f_S$  is used to clock in the data. The first bit of data appears on the data 8 bit-clock periods (for 24-bit data) after LRCK toggles. In RJ mode, the LSB of data is always clocked by the last bit clock before LRCK transitions. The data is written MSB-first and is valid on the rising edge of bit clock. The DAP masks unused leading data bit positions.

2-Channel Right-Justified (Sony Format) Stereo Input





Figure 55. Right-Justified 64-f<sub>S</sub> Format




2-Channel Right-Justified Stereo Input (24-Bit Transfer Word Size)



All data presented in two's-complement form with MSB first.

Figure 56. Right-Justified 48-f<sub>S</sub> Format

2-Channel Right-Justified (Sony Format) Stereo Input



All data presented in two's-complement form with MSB first.

Figure 57. Right-Justified 32-f<sub>S</sub> Format

#### 7.6.3 26-Bit 3.23 Number Format

All mixer gain coefficients are 26-bit coefficients using a 3.23 number format. Numbers formatted as 3.23 numbers mean that the binary point has 3 bits to the left and 23 bits to the right. This is shown in Figure 58.






Figure 58. 3.23 Format

The decimal value of a 3.23 format number can be found by following the weighting shown in . If the most significant bit is logic 0, the number is a positive number, and the weighting shown yields the correct number. If the most significant bit is a logic 1, then the number is a negative number. In the case every bit must be inverted, a 1 added to the result, and then the weighting shown in Figure 59 applies to obtain the magnitude of the negative number.





Figure 59. Conversion Weighting Factors—3.23 Format to Floating Point

Gain coefficients, entered via the I<sup>2</sup>C bus, must be entered as 32-bit binary numbers. The format of the 32-bit number (4-byte or 8-digit hexadecimal number) is shown in Figure 60.



u = unused or don't care bitsDigit = hexadecimal digit

M0127-01

Figure 60. Alignment of 3.23 Coefficient in 32-Bit I2C Word



**Table 4. Sample Calculation for 3.23 Format** 

db	Linear	Decimal	Hex (3.23 Format)
0	1	8,388,608	80 0000
5	1.77	14,917,288	00E3 9EA8
-5	0.56	4,717,260	0047 FACC
Х	$L = 10^{(X / 20)}$	D = 8,388,608 × L	H = dec2hex (D, 8)

**Table 5. Sample Calculation for 9.17 Format** 

db	Linear	Decimal	Hex (9.17 Format)
0	1	131,072	2 0000
5	1.77	231,997	3 8A3D
-5	0.56	73,400	1 1EB8
Х	$L = 10^{(X / 20)}$	D = 131,072 × L	H = dec2hex (D, 8)

# 7.7 Register Maps

# 7.7.1 Register Summary

SUBADDRESS	REGISTER NAME	NO. OF BYTES	CONTENTS	DEFAULT VALUE
			A u indicates unused bits.	
0x00	Clock control register	1	Description shown in subsequent section	0x6C
0x01	Device ID register	1	Description shown in subsequent section	0x41
0x02	Error status register	1	Description shown in subsequent section	0x00
0x03	System control register 1	1	Description shown in subsequent section	0xA0
0x04	Serial data interface register	1	Description shown in subsequent section	0x05
0x05	System control register 2	1	Description shown in subsequent section	0x40
0x06	Soft mute register	1	Description shown in subsequent section	0x00
0x07	Master volume	2	Description shown in subsequent section	0x03FF (mute)
0x08	Channel 1 vol	2	Description shown in subsequent section	0x00C0 (0 dB)
0x09	Channel 2 vol	2	Description shown in subsequent section	0x00C0 (0 dB)
0x0A	Channel 3 vol	2	Description shown in subsequent section	0x00C0 (0 dB)
0x0B	Reserved	2	Reserved <sup>(1)</sup>	0x03FF
0x0C		2	Reserved <sup>(1)</sup>	0x00C0
0x0D		1	Reserved <sup>(1)</sup>	0xC0
0x0E	Volume configuration register	1	Description shown in subsequent section	0xF0
0x0F	Reserved	1	Reserved <sup>(1)</sup>	0x97
0x10	Modulation limit register	1	Description shown in subsequent section	0x01
0x11	IC delay channel 1	1	Description shown in subsequent section	0xAC
0x12	IC delay channel 2	1	Description shown in subsequent section	0x54
0x13	IC delay channel 3	1	Description shown in subsequent section	0xAC
0x14	IC delay channel 4	1	Description shown in subsequent section	0x54
0x15	Reserved	1	Reserved <sup>(1)</sup>	0xAC
0x16				0x54
0x17				0x00
0x18	PWM Start			0x0F
0x19	PWM Shutdown Group Register	1	Description shown in subsequent section	0x30
0x1A	Start/stop period register	1	Description shown in subsequent section	0x68
0x1B	Oscillator trim register	1	Description shown in subsequent section	0x82

(1) Do not access reserved registers.



SUBADDRESS	REGISTER NAME	NO. OF BYTES	CONTENTS	DEFAULT VALUE
0x1C	BKND_ERR register	1	Description shown in subsequent section	0x57
0x1D-0x1F		1	Reserved <sup>(1)</sup>	0x00
0x20	Input MUX register	4	Description shown in subsequent section	0x0001 7772
0x21	Reserved	4	Reserved <sup>(1)</sup>	0x0000 4303
0x22		4		0x0000 0000
0x23		4		0x0000 0000
0x24		4		0x0000 0000
0x25	PWM MUX register	4	Description shown in subsequent section	0x0102 1345
0x26	ch1_bq[0]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x27	ch1_bq[1]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x28	ch1_bq[2]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x29	ch1_bq[3]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x2A	ch1_bq[4]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x2B	ch1_bq[5]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x2C	ch1_bq[6]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000



SUBADDRESS	REGISTER NAME	NO. OF BYTES	CONTENTS	DEFAULT VALUE
0x2D	ch1_bq[7]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x2E	ch1_bq[8]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x2F	ch1_bq[9]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x30	ch2_bq[0]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x31	ch2_bq[1]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x32	ch2_bq[2]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x33	ch2_bq[3]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x34	ch2_bq[4]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x35	ch2_bq[5]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000



SUBADDRESS	REGISTER NAME	NO. OF BYTES	CONTENTS	DEFAULT VALUE
0x36	ch2_bq[6]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x37	ch2_bq[7]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x38	ch2_bq[8]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x39	ch2_bq[9]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x3A	Reserved	4	Reserved <sup>(1)</sup>	0x0080 0000 0000 0000
0x3B	AGL1 softening filter alpha	8	u[31:26], ae[25:0]	0x0008 0000
	AGL1 softening filter omega		u[31:26], oe[25:0]	0x0078 0000
0x3C	AGL1 attack rate	8	Description shown in subsequent section	0x0000 0100
	AGL1 release rate		Description shown in subsequent section	0xFFFF FF00



SUBADDRESS	REGISTER NAME	NO. OF BYTES	CONTENTS	DEFAULT VALUE
0x3D		8	Reserved <sup>(1)</sup>	
0x3E	AGL2 softening filter alpha	8	u[31:26], ae[25:0]	0x0008 0000
	AGL2 softening filter omega		u[31:26], oe[25:0]	0x0078 0000
0x3F	AGL2 attack rate	8	u[31:26], at[25:0]	0x0008 0000
	AGL2 release rate		u[31:26], rt[25:0]	0xFFF8 0000
0x40	AGL1 attack threshold	4	T1[31:0] (9.23 format)	0x0800 0000
0x41	AGL3 attack threshold	4	T1[31:0] (9.23 format)	0x0074 0000
0x42	AGL3 attack rate	8	Description shown in subsequent section	0x0008 0000
	AGL3 release rate		Description shown in subsequent section	0xFFF8 0000
0x43	AGL2 attack threshold	4	T2[31:0] (9.23 format)	0x0074 0000
0x44	AGL4 attack threshold	4	T1[31:0] (9.23 format)	0x0074 0000
0x45	AGL4 attack rate	8		0x0008 0000
	AGL4 release rate			0xFFF8 0000
0x46	AGL control	4	Description shown in subsequent section	0x0002 0000
0x47	AGL3 softening filter alpha	8	u[31:26], ae[25:0]	0x0008 0000
	AGL3 softening filter omega		u[31:26], oe[25:0]	0x0078 0000
0x48	AGL4 softening filter alpha	8	u[31:26], ae[25:0]	0x0008 0000
	AGL4 softening filter omega		u[31:26], oe[25:0]	0x0078 0000
0x49	Reserved	4	Reserved <sup>(1)</sup>	
0x4A		4		0x1212 1010 E1FF FFFF F95E 1212
0x4B		4		0x0000 296E
0x4C		4		0x0000 5395
0x4D		4		0x0000 0000
0x4E		4		0x0000 0000
0x4F	PWM switching rate control	4	u[31:4], src[3:0]	0x0000 00008
0x50	Bank switch control	4	Description shown in subsequent section	0x0F70 8000
0x51	Ch 1 output mixer	12	Ch 1 output mix1[2]	0x0080 0000
			Ch 1 output mix1[1]	0x0000 0000
			Ch 1 output mix1[0]	0x0000 0000
0x52	Ch 2 output mixer	12	Ch 2 output mix2[2]	0x0080 0000
			Ch 2 output mix2[1]	0x0000 0000
			Ch 2 output mix2[0]	0x0000 0000
0x53		16	Reserved <sup>(1)</sup>	0x0080 0000 0000 0000 0000 0000
0x54		16	Reserved <sup>(1)</sup>	0x0080 0000 0000 0000 0000 0000
0x56	Output post-scale	4	u[31:26], post[25:0]	0x0080 0000
0x57	Output pre-scale	4	u[31:26], pre[25:0] (9.17 format)	0x0002 0000
0x58	ch1_bq[10]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000



SUBADDRESS	REGISTER NAME	NO. OF BYTES	CONTENTS	DEFAULT VALUE
0x59	ch1_cross_bq[0]	20	u[31:26], b0[25:0]	0x0080 0000
			ch1_cross_bq[1]	0x0000 0000
			ch1_cross_bq[2]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x5A	ch1_cross_bq[1]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x5B	ch1_cross_bq[2]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x5C	ch1_cross_bq[3]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x5D	ch2_bq[10]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x5E	ch2_cross_bq[0]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x5F	ch2_cross_bq[1]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x60	ch2_cross_bq[2]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x61	ch2_cross_bq[3]	20	u[31:26], b0[25:0]	0x0080 0000
			u[31:26], b1[25:0]	0x0000 0000
			u[31:26], b2[25:0]	0x0000 0000
			u[31:26], a1[25:0]	0x0000 0000
			u[31:26], a2[25:0]	0x0000 0000
0x62	IDF post scale	4	Description shown in subsequent section	0x0000 0080



SUBADDRESS	REGISTER NAME	NO. OF BYTES	CONTENTS	DEFAULT VALUE
0x63-0x69	Reserved	4	Reserved <sup>(1)</sup>	0x0000 0000
0x6A		4		0x0000 8312
0x6B	Left channel PWM level meter	4	Data[31:0]	0x007F 7CED
0x6C	Right channel PWM level meter	4	Data[31:0]	0x0000 0000
0x6D	Reserved	8	Reserved <sup>(1)</sup>	0x0000 0000 0000 0000
0x6E-0x6F		4		0x0000 0000
0x70	ch1 inline mixer	4	u[31:26], in_mix1[25:0]	0x0080 0000
0x71	inline_AGL_en_mixer_ch1	4	u[31:26], in_mixagl_1[25:0]	0x0000 0000
0x72	ch1 right_channel mixer	4	u[31:26], right_mix1[25:0]	0x0000 0000
0x73	ch1 left_channel_mixer	4	u[31:26], left_mix_1[25:0]	0x0080 0000
0x74	ch2 inline mixer	4	u[31:26], in_mix2[25:0]	0x0080 0000
0x75	inline_AGL_en_mixer_ch2	4	u[31:26], in_mixagl_2[25:0]	0x0000 0000
0x76	ch2 left_chanel mixer	4	u[31:26], left_mix1[25:0]	0x0000 0000
0x77	ch2 right_channel_mixer	4	u[31:26], right_mix_1[25:0]	0x0080 0000
0x78-0xF7			Reserved <sup>(1)</sup>	0x0000 0000
0xF8	Update device address key	4	Dev ld Update Key[31:0] (Key = 0xF9A5A5A5)	0x0000 0054
0xF9	Update device address	4	u[31:8],New Dev Id[7:0] (New Dev Id = 0x54 for TAS5753MD)	0x0000 0054
0xFA-0xFF		4	Reserved <sup>(1)</sup>	0x0000 0000

All DAP coefficients are 3.23 format unless specified otherwise.

Registers 0x3B through 0x46 should be altered only during the initialization phase.

# 7.7.2 Detailed Register Descriptions

# 7.7.2.1 Clock Control Register (0x00)

The clocks and data rates are automatically determined by the TAS5753MD. The clock control register contains the autodetected clock status. Bits D7–D5 reflect the sample rate. Bits D4–D2 reflect the MCLK frequency.

Table 6. Clock Control Register (0x00)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	0	0	-	-	1	1	1	f <sub>S</sub> = 32-kHz sample rate
0	0	1	_	_	_	_	-	Reserved
0	1	0	1	ı	1	1	-	Reserved
0	1	1	1	ı	1	1	-	f <sub>S</sub> = 44.1/48-kHz sample rate <sup>(1)</sup>
1	0	0	-	ı	I	ı	ı	f <sub>S</sub> = 16-kHz sample rate
1	0	1	-	-	_	_	_	$f_S = 22.05/24$ -kHz sample rate
1	1	0	1	ı	1	1	-	$f_S = 8$ -kHz sample rate
1	1	1	1	ı	1	1	-	$f_S = 11.025/12$ -kHz sample rate
-	-	-	0	0	0	1	-	MCLK frequency = $64 \times f_S^{(2)}$
-	-	-	0	0	1	1	-	MCLK frequency = $128 \times f_S^{(2)}$
0	0	0	0	1	0	0	0	MCLK frequency = $192 \times f_S^{(3)}$
-	_	-	0	1	1	ı	ı	MCLK frequency = 256 × $f_S^{(1)(4)}$

- (1) Default values are in **bold**.
- (2) Only available for 44.1-kHz and 48-kHz rates
- 3) Rate only available for 32/44.1/48-KHz sample rates
- (4) Not available at 8 kHz



#### Table 6. Clock Control Register (0x00) (continued)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
-	-	ı	1	0	0	_	-	MCLK frequency = 384 x f <sub>S</sub>
-	-	ı	1	0	1	_	-	MCLK frequency = 512 x f <sub>S</sub>
_	-	ı	1	1	0	_	1	Reserved
_	-	ı	1	1	1	_	1	Reserved
-	-	-	_	-	_	0	1	Reserved
_	-	-	-	-	_	_	0	Reserved

# 7.7.2.2 Device ID Register (0x01)

The device ID register contains the ID code for the firmware revision.

### Table 7. General Status Register (0x01)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	0	0	0	0	0	0	0	Identification code (1)

(1) Default values are in bold.

#### 7.7.2.3 Error Status Register (0x02)

The error bits are sticky and are not cleared by the hardware. This means that the software must clear the register (write zeroes) and then read them to determine if they are persistent errors.

#### Error definitions:

- MCLK error: MCLK frequency is changing. The number of MCLKs per LRCLK is changing.
- SCLK error: The number of SCLKs per LRCLK is changing.
- LRCLK error: LRCLK frequency is changing.
- Frame slip: LRCLK phase is drifting with respect to internal frame sync.

# Table 8. Error Status Register (0x02)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
1	-	-	1	1	-	_	MCLK error	
-	1	-	1	1	-	_	PLL autolock error	
-	-	1	1	1	-	_	-	SCLK error
-	-	_	1	-	_	_	LRCLK error	
-	-	-	1	1	1	_	Frame slip	
-	-	-	1	1	1	_	-	Clip indicator
-	-	-	1	1	-	1	-	Overcurrent, overtemperature, overvoltage, or undervoltage error
0	0	0	0	0	0	0	0 0 Reserved	
0	0	0	0	0	0	0	0	No errors <sup>(1)</sup>

(1) Default values are in **bold**.

# 7.7.2.4 System Control Register 1 (0x03)

System control register 1 has several functions:

Bit D7: If 0, the dc-blocking filter for each channel is disabled.

If 1, the dc-blocking filter (-3 dB cutoff <1 Hz) for each channel is enabled.

Bit D5: If 0, use soft unmute on recovery from a clock error. This is a slow recovery. Unmute takes the

same time as the volume ramp defined in register 0x0E.

If 1, use hard unmute on recovery from clock error. This is a fast recovery, a single-step volume

ramp.

Bits D1-D0: Select de-emphasis



# Table 9. System Control Register 1 (0x03)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	-	-	_	-	-	_	_	PWM high-pass (dc blocking) disabled
1	-	-	_	-	1	_	_	PWM high-pass (dc blocking) enabled <sup>(1)</sup>
-	0	-	_	-	1	_	_	Reserved (1)
_	-	1	_	-	_	_	_	Soft unmute on recovery from clock error (1)
_	-	1	_	-	_	_	_	Hard unmute on recovery from clock error
_	-	-	0	-	_	_	_	Reserved (1)
-	-	-	_	0	1	_	_	Reserved (1)
-	-	-	_	-	0	_	_	Reserved (1)
_	-	-	_	-	_	0	0	No de-emphasis <sup>(1)</sup>
_	-	_	_	_	-	0	1	De-emphasis for f <sub>S</sub> = 32 kHz
_	-	_	_	_	-	1	0	De-emphasis for f <sub>S</sub> = 44.1 kHz
_	-	-	_	_	_	1	1	De-emphasis for f <sub>S</sub> = 48 kHz

<sup>(1)</sup> Default values are in **bold**.

# 7.7.2.5 Serial Data Interface Register (0x04)

As shown in Table 10, the TAS5753MD supports nine serial data modes. The default is 24-bit, I<sup>2</sup>S mode.

Table 10. Serial Data Interface Control Register (0x04) Format

RECEIVE SERIAL DATA INTERFACE FORMAT	WORD LENGTH	D7-D4	D3	D2	D1	D0
Right-justified	16	0000	0	0	0	0
Right-justified	20	0000	0	0	0	1
Right-justified	24	0000	0	0	1	0
I <sup>2</sup> S	16	000	0	0	1	1
I <sup>2</sup> S	20	0000	0	1	0	0
I <sup>2</sup> S <sup>(1)</sup>	24	0000	0	1	0	1
Left-justified	16	0000	0	1	1	0
Left-justified	20	0000	0	1	1	1
Left-justified	24	0000	1	0	0	0
Reserved		0000	1	0	0	1
Reserved		0000	1	0	1	0
Reserved		0000	1	0	1	1
Reserved		0000	1	1	0	0
Reserved		0000	1	1	0	1
Reserved		0000	1	1	1	0
Reserved		0000	1	1	1	1

<sup>(1)</sup> Default values are in bold.



#### 7.7.2.6 System Control Register 2 (0x05)

When bit D6 is set low, the system exits all-channel shutdown and starts playing audio; otherwise, the outputs are shut down (hard mute).

Table 11. System Control Register 2 (0x05)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	_	_	_	_	_	_	_	Mid-Z ramp disabled <sup>(1)</sup>
1	-	1	-	1	-	-	-	Mid-Z ramp enabled
_	0	1	-	1	-	-	-	Exit all-channel shutdown (normal operation)
_	1	1	-	-	-	-	1	Enter all-channel shutdown (hard mute) (1)
_	-	0	0	-	-	-	1	Reserved (1)
				0	-	-	İ	Ternary modulation disabled <sup>(1)</sup>
_	_	_	-	1	-	-	_	Ternary modulation enabled
_	-	1	-	1	0	-	-	Reserved (1)
_	-	1	-	-	-	0	1	configured as input
_	_	-	-	_	-	1	ı	configured configured as output to function as fault output pin.
_	_	_	_	_	_	_	0	Reserved (1)

<sup>(1)</sup> Default values are in bold.

Ternary modulation is disabled by default. To enable ternary modulation, the following writes are required before bringing the system out of shutdown:

- 1. Set bit D3 of register 0x05 to 1.
- 2. Write the following ICD settings:
  - (a) 0x11 = 80
  - (b) 0x12 = 7C
  - (c) 0x13 = 80
  - (d) 0x14 = 7C
- 3. Set the input mux register as follows:
  - (a) 0x20 = 00897772

#### 7.7.2.7 Soft Mute Register (0x06)

Writing a 1 to any of the following bits sets the output of the respective channel to 50% duty cycle (soft mute).

Table 12. Soft Mute Register (0x06)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	0	0	0	0	1	1	_	Reserved (1)
-	-	1	-	_	1	ı	-	Soft mute channel 3
-	-	1	-	_	0	ı	-	Soft unmute channel 3 <sup>(1)</sup>
-	-	1	-	_	1	1	-	Soft mute channel 2
-	-	1	-	_	1	0	-	Soft unmute channel 2 <sup>(1)</sup>
-	-	1	-	_	1	1	1	Soft mute channel 1
_	_	-	-	-	1	ı	0	Soft unmute channel 1 <sup>(1)</sup>

<sup>(1)</sup> Default values are in bold.

#### 7.7.2.8 Volume Registers (0x07, 0x08, 0x09)

The volume register 0x07, 0x08, and 0x09 correspond to master volume, channel 1 volume, and channel 2 volume, respectively. Step size is 0.125 dB and volume registers are 2 bytes.

Master volume - 0x07 (default is mute, 0x03FF)
Channel-1 volume - 0x08 (default is 0 dB, 0x00C0)



Channel-2 volume

- 0x09 (default is 0 dB, 0x00C0)

Table 13. Master Volume Table

Value	Level
0x0000	24.000
0x0001	23.875
	(0.125 dB steps)
0x03FE	-103.750
0x03FF	Mute

## 7.7.2.9 Volume Configuration Register (0x0E)

Bits Volume slew rate (used to control volume change and MUTE ramp rates). These bits control the

D2-D0: number of steps in a volume ramp. Volume steps occur at a rate that depends on the sample rate of

the I<sup>2</sup>S data as follows:

Sample rate (kHz) Approximate ramp rate

8/16/32 125 μs/step 11.025/22.05/44.1 90.7 μs/step 12/24/48 83.3 μs/step

In two-band AGL, register 0x0A should be set to 0x30 and register 0x0E bits 6 and 5 should be set to 1.

Table 14. Volume Configuration Register (0x0E)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
1	-	_	1	1	1	1	1	Reserved (1)
-	0	_	1	1	1	1	1	AGL2 volume 1 (ch4) from I <sup>2</sup> C register 0x08
-	1	_	1	1	1	1	1	AGL2 volume 1 (ch4) from I <sup>2</sup> C register 0x0A <sup>(1)</sup>
_	_	0	-	-	_	-	-	AGL2 volume 2 (ch3) from I <sup>2</sup> C register 0x09
_	_	1	-	-	_	-	-	AGL2 volume 2 (ch3) from I <sup>2</sup> C register 0x0A <sup>(1)</sup>
_	_	_	1	0	_	_	_	Reserved (1)
-	_	_	-	-	0	0	0	Volume slew 512 steps (43 ms volume ramp time at 48 kHz) (1)
-	-	_	1	1	0	0	1	Volume slew 1024 steps (85-ms volume ramp time at 48 kHz)
_	_	_	-	-	0	1	0	Volume slew 2048 steps (171-ms volume ramp time at 48 kHz)
_	_	_	-	-	0	1	1	Volume slew 256 steps (21-ms volume ramp time at 48 kHz)
_	_	_	_	_	1	Х	Χ	Reserved

<sup>(1)</sup> Default values are in bold.

# TEXAS INSTRUMENTS

#### 7.7.2.10 Modulation Limit Register (0x10)

Table 15. Modulation Limit Register (0x10)

D7	D6	D5	D4	D3	D2	D1	D0	MODULATION LIMIT
0	0	0	0	0	_	_	_	Reserved
-	-	_	-	_	0	0	0	Reserved
-	-	_	-	_	0	0	1	<b>98.4%</b> <sup>(1)</sup>
-	-	_	-	_	0	1	0	97.7%
-	-	_	_	_	0	1	1	96.9%
-	-	_	_	_	1	0	0	96.1%
-	_	_	-	-	1	0	1	95.3%
-	-	-	-	-	1	1	0	94.5%
-	_	_	-	-	1	1	1	93.8%

<sup>(1)</sup> Default values are in bold.

## 7.7.2.11 Interchannel Delay Registers (0x11, 0x12, 0x13, and 0x14)

Internal PWM channels 1, 2,  $\overline{1}$ , and  $\overline{2}$  are mapped into registers 0x11, 0x12, 0x13, and 0x14.

**Table 16. Channel Interchannel Delay Register Format** 

BITS DEFINITION	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
	0	0	0	0	0	0	_	_	Minimum absolute delay, 0 DCLK cycles
	0	1	1	1	1	1	_	_	Maximum positive delay, 31 x 4 DCLK cycles
	1	0	0	0	0	0	-	_	Maximum negative delay, −32 x 4 DCLK cycles
							0	0	Reserved
SUBADDRESS	D7	D6	D5	D4	D3	D2	D1	D0	Delay = (value) × 4 DCLKs
0x11	1	0	1	0	1	1	_	_	Default value for channel 1 (1)
0x12	0	1	0	1	0	1	_	_	Default value for channel 2 (1)
0x13	1	0	1	0	1	1	_	-	Default value for channel 1 (1)
0x14	0	1	0	1	0	1	_	_	Default value for channel 2 (1)

<sup>(1)</sup> Default values are in bold.

ICD settings have high impact on audio performance (e.g., dynamic range, THD, crosstalk, etc.) Therefore, appropriate ICD settings must be used. By default, the device has ICD settings for the AD mode. If used in BD mode, then update these registers before coming out of all-channel shutdown.

MODE	AD MODE	BD MODE
0x11	AC	B8
0x12	54	60
0x13	AC	A0
0x14	54	48

## 7.7.2.12 PWM Shutdown Group Register (0x19)

Settings of this register determine which PWM channels are active. The functionality of this register is tied to the state of bit D5 in the system control register.

This register defines which channels belong to the shutdown group. If a 1 is set in the shutdown group register, that particular channel is **not** started following an exit *out of all-channel shutdown* command (if bit D5 is set to 0 in system control register 2, 0x05).



# **Table 17. PWM Shutdown Group Register (0x19)**

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	_	_	-	-	_	-	_	Reserved (1)
_	0	-	-	-	_	-	-	Reserved (1)
-	-	1	1	1	1	1	1	Reserved (1)
_	_	-	1	-	-	-	-	Reserved (1)
_	_	_	-	0	_	-	_	PWM channel 4 does not belong to shutdown group. (1)
-	-	-	1	1	1	ı	1	PWM channel 4 belongs to shutdown group.
-	-	-	1	1	0	1	1	PWM channel 3 does not belong to shutdown group. (1)
-	-	-	1	1	1	1	1	PWM channel 3 belongs to shutdown group.
_	_	_	-	-	_	0	_	PWM channel 2 does not belong to shutdown group. (1)
-	-	-	1	1	1	1	1	PWM channel 2 belongs to shutdown group.
_	_	_	_	_	-	-	0	PWM channel 1 does not belong to shutdown group. (1)
_	_	_	_	_	_	_	1	PWM channel 1 belongs to shutdown group.

<sup>(1)</sup> Default values are in **bold**.

# 7.7.2.13 Start/Stop Period Register (0x1A)

This register is used to control the soft-start and soft-stop period following an enter/exit all-channel shutdown command or change in the  $\overline{PDN}$  state. This helps reduce pops and clicks at start-up and shutdown. The times are only approximate and vary depending on device activity level and  $I^2S$  clock stability.

Table 18. Start/Stop Period Register (0x1A)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	_	_	_	1	_	_	-	SSTIMER enabled (1)
1	_	_	_	-	_	_	-	SSTIMER disabled
_	1	1	_	_	_	_	-	Reserved (1)
-	_	_	0	0	-	_	1	No 50% duty cycle start/stop period
_	_	_	0	1	0	0	0	16.5-ms 50% duty cycle start/stop period
-	_	_	0	1	0	0	1	23.9-ms 50% duty cycle start/stop period
-	_	_	0	1	0	1	0	31.4-ms 50% duty cycle start/stop period
_	_	_	0	1	0	1	1	40.4-ms 50% duty cycle start/stop period
_	_	_	0	1	1	0	0	53.9-ms 50% duty cycle start/stop period
_	_	_	0	1	1	0	1	70.3-ms 50% duty cycle start/stop period
_	_	_	0	1	1	1	0	94.2-ms 50% duty cycle start/stop period
_	_	_	0	1	1	1	1	125.7-ms 50% duty cycle start/stop period <sup>(1)</sup>
-	_	_	1	0	0	0	0	164.6-ms 50% duty cycle start/stop period
-	_	_	1	0	0	0	1	239.4-ms 50% duty cycle start/stop period
_	_	_	1	0	0	1	0	314.2-ms 50% duty cycle start/stop period
_	_	_	1	0	0	1	1	403.9-ms 50% duty cycle start/stop period
_	_	_	1	0	1	0	0	538.6-ms 50% duty cycle start/stop period
_	_	_	1	0	1	0	1	703.1-ms 50% duty cycle start/stop period
-	_	_	1	0	1	1	0	942.5-ms 50% duty cycle start/stop period
_	_	_	1	0	1	1	1	1256.6-ms 50% duty cycle start/stop period
_	_	_	1	1	0	0	0	1728.1-ms 50% duty cycle start/stop period
-	_	_	1	1	0	0	1	2513.6-ms 50% duty cycle start/stop period
_	_	_	1	1	0	1	0	3299.1-ms 50% duty cycle start/stop period
_	_	_	1	1	0	1	1	4241.7-ms 50% duty cycle start/stop period
_	_	_	1	1	1	0	0	5655.6-ms 50% duty cycle start/stop period
-	_	_	1	1	1	0	1	7383.7-ms 50% duty cycle start/stop period

<sup>(1)</sup> Default values are in **bold**.



### Table 18. Start/Stop Period Register (0x1A) (continued)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION	
_	_	_	1	1	1	1	0	9897.3-ms 50% duty cycle start/stop period	
_	_	_	1	1	1	1	1	13,196.4-ms 50% duty cycle start/stop period	

#### 7.7.2.14 Oscillator Trim Register (0x1B)

The TAS5753MD PWM processor contains an internal oscillator to support autodetect of I<sup>2</sup>S clock rates. This reduces system cost because an external reference is not required. A reference resistor must be connected between pin 16 and 17, as shown in Table 19.

Writing 0x00 to register 0x1B enables the trim that was programmed at the factory.

Note that trim must always be run following reset of the device.

Table 19. Oscillator Trim Register (0x1B)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
1	ı	_	ı	-	-	ı	ı	Reserved (1)
-	0	_	1	-	-	1	1	Oscillator trim not done (read-only) (1)
-	1	_	1	-	-	1	1	Oscillator trim done (read only)
-	1	0	0	0	0	1	1	Reserved (1)
_	-	_	_	-	_	0	-	Select factory trim (Write a 0 to select factory trim; default is 1.)
_	_	_	-	-	_	1	-	Factory trim disabled <sup>(1)</sup>
_	-	_	_	_	_	-	0	Reserved (1)

<sup>(1)</sup> Default values are in bold.

## 7.7.2.15 BKND\_ERR Register (0x1C)

When a back-end error signal is received from the internal power stage, the power stage is reset, stopping all PWM activity. Subsequently, the modulator waits approximately for the time listed in Table 20 before attempting to re-start the power stage.

## Table 20. BKND ERR Register (0x1C)(1)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	1	0	1	х	x	X	Х	Reserved
-	_	_	1	0	0	1	0	Set back-end reset period to 299 ms <sup>(2)</sup>
-	_	_	-	0	0	1	1	Set back-end reset period to 449 ms
_	_	_	ı	0	1	0	0	Set back-end reset period to 598 ms
-	_	_	-	0	1	0	1	Set back-end reset period to 748 ms
-	_	_	1	0	1	1	0	Set back-end reset period to 898 ms
-	_	_	1	0	1	1	1	Set back-end reset period to 1047 ms
-	_	_	-	1	0	0	0	Set back-end reset period to 1197 ms
_	_	_	ı	1	0	0	1	Set back-end reset period to 1346 ms
-	_	_	_	1	0	1	Χ	Set back-end reset period to 1496 ms
_	_	_	-	1	1	1	Х	Set back-end reset period to 1496 ms

<sup>(1)</sup> This register can be written only with a non-reserved value. The RSTz pin must be toggled between subsequent writes to this register.

(2) Default values are in **bold**.



# 7.7.2.16 Input Multiplexer Register (0x20)

This register controls the modulation scheme (AD or BD mode) as well as the routing of I<sup>2</sup>S audio to the internal channels.

**Table 21. Input Multiplexer Register (0x20)** 

D31	D30	D29	D28	D27	D26	D25	D24	FUNCTION
0	0	0	0	0	0	0	0	Reserved (1)
D23	D22	D21	D20	D19	D18	D17	D16	FUNCTION
0	_	_	-	_	-	_	_	Channel-1 AD mode <sup>(1)</sup>
1	_	_	1	_	_	_	_	Channel-1 BD mode
_	0	0	0	_	_	_	_	SDIN-L to channel 1 <sup>(1)</sup>
_	0	0	1	-	-	-	-	SDIN-R to channel 1
_	0	1	0	_	_	_	_	Reserved
_	0	1	1	-	_	_	-	Reserved
_	1	0	0	-	-	-	-	Reserved
_	1	0	1	_	-	_	_	Reserved
_	1	1	0	_	-	_	_	Ground (0) to channel 1
_	1	1	1	_	_	_	_	Reserved
_	_	_	-	0	_	_	_	Channel 2 AD mode <sup>(1)</sup>
_	-	-	-	1	_	_	_	Channel 2 BD mode
_	-	-	-	_	0	0	0	SDIN-L to channel 2
_	_	-	-	_	0	0	1	SDIN-R to channel 2 <sup>(1)</sup>
_	_	_	-	_	0	1	0	Reserved
_	_	_	-	_	0	1	1	Reserved
_	-	-	-	-	1	0	0	Reserved
_	_	-	-	_	1	0	1	Reserved
_	-	-	ı	_	1	1	0	Ground (0) to channel 2
_	_	_	_	_	1	1	1	Reserved
D15	D14	D13	D12	D11	D10	D9	D8	FUNCTION
0	1	1	1	0	1	1	1	Reserved (1)
D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	1	1	1	0	0	1	0	Reserved (1)

<sup>(1)</sup> Default values are in bold.

# 7.7.2.17 PWM Output MUX Register (0x25)

This DAP output mux selects which internal PWM channel is output to the external pins. Any channel can be output to any external output pin.

Bits D21–D20: Selects which PWM channel is output to AMP\_OUT\_A
Bits D17–D16: Selects which PWM channel is output to AMP\_OUT\_B
Bits D13–D12: Selects which PWM channel is output to AMP\_OUT\_C
Bits D09–D08: Selects which PWM channel is output to AMP\_OUT\_D

Note that channels are encoded so that channel 1 = 0x00, channel 2 = 0x01, ..., channel 4 = 0x03.



# Table 22. PWM Output MUX Register (0x25)

D31	D30	D29	D28	D27	D26	D25	D24	FUNCTION
0	0	0	0	0	0	0	1	Reserved (1)
D23	D22	D21	D20	D19	D18	D17	D16	FUNCTION
0	0	-	_	_	_	_	-	Reserved (1)
_	_	0	0	-	-	-	-	Multiplex channel 1 to AMP_OUT_A (1)
_	-	0	1	-	-	-	-	Multiplex channel 2 to AMP_OUT_A
_	_	1	0	_	_	_	-	Multiplex channel 1 to AMP_OUT_A
_	_	1	1	-	-	-	_	Multiplex channel 2 to AMP_OUT_A
_	_	-	-	0	0	-	-	Reserved (1)
_	_	-	-	-	-	0	0	Multiplex channel 1 to AMP_OUT_B
_	-	-	-	-	-	0	1	Multiplex channel 2 to AMP_OUT_B
_	_	-	-	-	-	1	0	Multiplex channel 1 to AMP_OUT_B (1)
_	_	-	-	-	-	1	1	Multiplex channel 2 to AMP_OUT_B
D15	D14	D13	D12	D11	D 10	D9	D8	FUNCTION
D15	D14 0	D13	D12	D11 -	D 10 –	D9 -	D8 –	FUNCTION Reserved (1)
		_	<b>D12</b> - 0	D11 - -	-	_	-	
		_	_	D11 - -	_	_	_	Reserved (1)
		- 0	_ 0	D11	-	-	-	Reserved <sup>(1)</sup> Multiplex channel 1 to AMP_OUT_C
	0 -	- 0 0	- 0 1	- -	_ _ _	_ _ _	_ 	Reserved (1)  Multiplex channel 1 to AMP_OUT_C  Multiplex channel 2 to AMP_OUT_C (1)
	0 - -	- 0 <b>0</b>	- 0 1 0	- - -	- - -	- - -	_ _ _ _	Reserved (1)  Multiplex channel 1 to AMP_OUT_C  Multiplex channel 2 to AMP_OUT_C (1)  Multiplex channel 1 to AMP_OUT_C
	0 - - -	- 0 0 1	- 0 1 0	- - - -	- - - -	- - - -	- - - -	Reserved (1)  Multiplex channel 1 to AMP_OUT_C  Multiplex channel 2 to AMP_OUT_C (1)  Multiplex channel 1 to AMP_OUT_C  Multiplex channel 2 to AMP_OUT_C
	0 - - -	- 0 0 1	- 0 1 0 1 -	- - - -	- - - - - 0	- - - -	- - - -	Reserved (1)  Multiplex channel 1 to AMP_OUT_C  Multiplex channel 2 to AMP_OUT_C (1)  Multiplex channel 1 to AMP_OUT_C  Multiplex channel 2 to AMP_OUT_C  Multiplex channel 2 to AMP_OUT_C  Reserved (1)
	0 - - -	- 0 0 1	- 0 1 0 1 -	- - - -	- - - - - 0	- - - - - - 0	- - - - - - 0	Reserved (1)  Multiplex channel 1 to AMP_OUT_C  Multiplex channel 2 to AMP_OUT_C (1)  Multiplex channel 1 to AMP_OUT_C  Multiplex channel 2 to AMP_OUT_C  Reserved (1)  Multiplex channel 1 to AMP_OUT_D
0 - - - - - -	0 - - - - - -	- 0 0 1 1 - -	- 0 1 0 1 - -	- - - - - 0	- - - - - 0	- - - - - - 0	- - - - - - 0	Reserved (1)  Multiplex channel 1 to AMP_OUT_C  Multiplex channel 2 to AMP_OUT_C (1)  Multiplex channel 1 to AMP_OUT_C  Multiplex channel 2 to AMP_OUT_C  Reserved (1)  Multiplex channel 1 to AMP_OUT_D  Multiplex channel 2 to AMP_OUT_D
0 - - - - - -	0 - - - - - - -	- 0 0 1 1 - -	- 0 1 0 1 - -	- - - - 0 - -	- - - - 0 - -	- - - - - - 0 0	- - - - - - 0 1	Reserved (1)  Multiplex channel 1 to AMP_OUT_C  Multiplex channel 2 to AMP_OUT_C (1)  Multiplex channel 1 to AMP_OUT_C  Multiplex channel 2 to AMP_OUT_C  Reserved (1)  Multiplex channel 1 to AMP_OUT_D  Multiplex channel 2 to AMP_OUT_D  Multiplex channel 2 to AMP_OUT_D  Multiplex channel 1 to AMP_OUT_D

<sup>(1)</sup> Default values are in **bold**.



# 7.7.2.18 AGL Control Register (0x46)

Table 23. AGL Control Register (0x46)

D31	D30	D29	D28	D27	D26	D25	D24	FUNCTION
0	0	0	0	0	0	0	0	Reserved (1)
D23	D22	D21	D20	D19	D18	D17	D16	FUNCTION
0	0	0	0	0	0	0	0	Reserved (1)
D15	D14	D13	D12	D11	D10	D9	D8	FUNCTION
0	0	0	0	0	0	0	0	Reserved (1)
D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	0	_	_	_	_	_	_	Reserved (1)
_	_	0	_	_	_	_	-	Reserved
_	_	1	_	_	_	_	_	Reserved
_	-	-	0	_	_	_	_	Reserved (1)
_	-	-	_	0	_	_	_	AGL4 turned OFF <sup>(1)</sup>
_	_	_	_	1	_	_	_	AGL4 turned ON
_	-	-	_	_	0	_	_	AGL3 turned OFF <sup>(1)</sup>
_	-	-	_	_	1	_	_	AGL3 turned ON
_	-	_	_	_	-	0	-	AGL2 turned OFF (1)
-	-	-	-	_	_	1	_	AGL2 turned ON
_	_	_	_	_	_	_	0	AGL1 turned OFF <sup>(1)</sup>
_	_	_	_	_	_	_	1	AGL1 turned ON

<sup>(1)</sup> Default values are in bold.

# 7.7.2.19 PWM Switching Rate Control Register (0x4F)

PWM switching rate should be selected through the register 0x4F before coming out of all-channnel shutdown.

Table 24. PWM Switching Rate Control Register (0x4F)

D31	D30	D29	D28	D27	D26	D25	D24	FUNCTION
0	0	0	0	0	0	0	0	Reserved (1)
D23	D22	D21	D20	D19	D18	D17	D16	FUNCTION
0	0	0	0	0	0	0	0	Reserved (1)
D15	D14	D13	D12	D11	D10	D9	D8	FUNCTION
0	0	0	0	0	0	0	0	Reserved (1)
D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
_	_	0	0	_	-	_	_	Reserved <sup>(1)</sup>
-	-	1	_	0	1	1	0	SRC = 6
-	-	1	_	0	1	1	1	SRC = 7
_	_	_	_	1	0	0	0	SRC = 8 <sup>(1)</sup>
-	-	-	-	1	0	0	1	SRC = 9
_	_	_	_	1	0	1	0	Reserved
_	_	ı	_	1	1	-	_	Reserved

<sup>(1)</sup> Default values are in **bold**.



# 7.7.2.20 Bank Switch and EQ Control (0x50)

# Table 25. Bank Switching Command (0x50)

D31	D30	D29	D28	D27	D26	D25	D24	FUNCTION	
0	0	0	0	1	1	1	1	Reserved (1)	
D23	D22	D21	D20	D19	D18	D17	D16	FUNCTION	
0	1	1	1	0	0	0	0	Reserved (1)	
D15	D14	D13	D12	D11	D10	D9	D8	FUNCTION	
0	0	0	0	0	0	0	0	Reserved (1)	
D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION	
0								EQ ON (1)	
1	1	1	_	_	_	_	-	EQ OFF (bypass BQ 1-11 of channels 1 and 2)	
-	0	-	-	_	_	_	1	Reserved (1)	
-	ı	0	_	_	_	_	ı	Ignore bank-mapping in bits D31–D8. Use default mapping. (1)	
		1						Use bank-mapping in bits D31–D8.	
-	ı	ı	0	_	_	_	ı	L and R can be written independently. (1)	
_	-	-	1	_	_	_	-	L and R are ganged for EQ biquads; a write to the left-channel biquad is also written to the right-channel biquad. (0x29–0x2F is ganged to 0x30–0x36. Also, 0x58–0x5B is ganged to 0x5C–0x5F.	
-	-	-	-	0	_	_	1	Reserved (1)	
_	1	ı	_	_	0	0	0	No bank switching. All updates to DAP (1)	
_		ı	_	_	0	0	1	Configure bank 1 (32 kHz by default)	
_	-	-	_	_	0	1	Χ	Reserved	
_	-	ı	_	_	1	X	Χ	Reserved	

<sup>(1)</sup> Default values are in **bold**.



# 8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

As mentioned previously, the TAS5753MD device can be used in stereo and mono mode. This section describes the information required to configure the device for several popular configurations and for integrating the TAS5753MD device into the larger system.

#### 8.1.1 External Component Selection Criteria

The Supporting Component Requirements table in each application description section lists the details of the supporting required components in each of the System Application Schematics. Where possible, the supporting component requirements have been consolidated to minimize the number of unique components which are used in the design. Component list consolidation is a method to reduce the number of unique part numbers in a design. Consolidation is done to ease inventory management and reduce the manufacturing steps during board assembly. For this reason, some capacitors are specified at a higher voltage than what would normally be required. An example of this is a 50-V capacitor can be used for decoupling of a 3.3-V power supply net.

In this example, a higher voltage capacitor can be used even on the lower voltage net to consolidate all caps of that value into a single component type. Similarly, several unique resistors, all having the same size and value but different power ratings can be consolidated by using the highest rated power resistor for each instance of that resistor value.

While this consolidation can seem excessive, the benefits of having fewer components in the design can far outweigh the trivial cost of a higher voltage capacitor. If lower voltage capacitors are already available elsewhere in the design, they can be used instead of the higher voltage capacitors. In all situations, the voltage rating of the capacitors must be at least 1.45 times the voltage of the voltage which appears across them. The power rating of the capacitors should be 1.5 times to 1.75 times the power dissipated in the capacitors during normal use case.

#### 8.1.1.1 Component Selection Impact on Board Layout, Component Placement, and Trace Routing

Because the layout is important to the overall performance of the circuit, the package size of the components shown in the component list were intentionally chosen to allow for proper board layout, component placement, and trace routing. In some cases, traces are passed in between two surface mount pads or ground plane extends from the TAS5753MD device between two pads of a surface mount component and into to the surrounding copper for increased heat-sinking of the device. While components can be offered in smaller or larger package sizes, the package size should remain identical to that used in the application circuit as shown. This consistency ensures that the layout and routing can be matched very closely, optimizing thermal, electromagnetic, and audio performance of the TAS5753MD device in circuit in the final system.

### 8.1.1.2 Amplifier Output Filtering

The TAS5753MD device is often used with a low-pass filter, which is used to filter out the carrier frequency of the PWM modulated output. This filter is frequently referred to as the L-C Filter, due to the presence of an inductive element L and a capacitive element C to make up the 2-pole filter. The L-C filter removes the carrier frequency, reducing electromagnetic emissions and smoothing the current waveform which is drawn from the power supply. The presence and size of the L-C filter is determined by several system level constraints. In some low-power use cases that do not have other circuits which are sensitive to EMI, a simple ferrite bead or ferrite bead and capacitor can replace the traditional large inductor and capacitor that are commonly used. In other high-power applications, large toroid inductors are required for maximum power and film capacitors can be preferred due to audio characteristics. Refer to the application report *Class-D Filter Design* (SLOA119) for a detailed description of proper component selection and design of an L-C filter based upon the desired load and response.



## 8.2 Typical Applications


These typical connection diagrams highlight the required external components and system level connections for proper operation of the device in several popular use cases. Each of these configurations can be realized using the Evaluation Module (EVM) for the device. These flexible modules allow full evaluation of the device in the most common modes of operation. Any design variation can be supported by TI through schematic and layout reviews. Visit <a href="http://e2e.ti.com">http://e2e.ti.com</a> for design assistance and join the audio amplifier discussion forum for additional information.

## 8.2.1 Stereo Bridge Tied Load Application

A stereo system generally refers to a system inside which are two full range speakers without a separate amplifier path for the speakers that reproduce the low-frequency content. In this system, two channels are presented to the amplifier via the digital input signal. These two channels are amplified and then sent to two separate speakers.

Most commonly, the two channels are a pair of signals called a stereo pair, with one channel containing the audio for the left channel and the other channel containing the audio for the right channel. While the two channels can contain any two audio channels, such as two surround channels of a multi-channel speaker system, the most popular occurrence in two channels systems is a stereo pair.

The Stereo BTL Configuration is shown in <a> 61</a>.



Copyright © 2016, Texas Instruments Incorporated

图 61. Stereo Bridge Tied Load Application



# Typical Applications (接下页)

#### 8.2.1.1 Design Requirements

The design requirements for the Stereo Bridge Tied Load Application of the TAS5753MD device is found in 表 26

表 26. Design Requirements for Stereo Bridge Tied Load Application

PARAMETER	EXAMPLE
Low Power Supply	3.3 V
High Power Supply	8 V to 24 V
	I <sup>2</sup> S Compliant Master
Digital	I <sup>2</sup> C Compliant Master
	GPIO Control
Output Filters	Inductor-Capacitor Low Pass Filter (1)
Speaker	4 $\Omega$ minimum.

<sup>(1)</sup> Refer to SLOA119 for a detailed description on the filter design.

## 8.2.1.2 Detailed Design Procedure

#### 8.2.1.2.1 Component Selection and Hardware Connections

The typical connections required for proper operation of the device can be found on the TAS5753MD User's Guide. The device was tested with this list of components, deviation from this typical application components unless recommended by this document can produce unwanted results, which could range from degradation of audio performance to destructive failure of the device. The application report *Class-D Filter Design* (SLOA119) offers a detailed description of proper component selection and design of the output filter based upon the modulation used, desired load and response.

#### 8.2.1.2.2 Control and Software Integration

The TAS5753MD device has a bidirectional I<sup>2</sup>C used to program the registers of the device and to read device status. The TAS5753MDEVM and the PurePath Console GUI are powerful tools that allow the TAS5753MD evaluation, control and configuration. The Register Dump feature of the PurePath Console software can be used to generate a custom configuration file for any end-system operating mode. Prior approval is required to download PurePath Console GUI. Please request access at http://www.ti.com/tool/purepathconsole.

## 8.2.1.2.3 I<sup>2</sup>C Pullup Resistors


Customary pullup resistors are required on the SCL and SDA signal lines. They are not shown in the Typical Application Circuits, because they are shared by all of the devices on the I<sup>2</sup>C bus and are considered to be part of the associated passive components for the System Processor. These resistor values should be chosen per the guidance provided in the I<sup>2</sup>C Specification.

# 8.2.1.2.4 Digital I/O Connectivity

The digital I/O lines of the TAS5753MD are described in previous sections. As discussed, whenever a static digital pin (that is a pin that is hardwired to be HIGH or LOW) is required to be pulled HIGH, it should be connected to DVDD through a pull-up resistor to control the slew rate of the voltage presented to the digital I/O pins. However, having a separate pull-up resistor for each static digital I/O line is not necessary. Instead, a single resistor can be used to tie all static I/O lines HIGH to reduce BOM count.

# TEXAS INSTRUMENTS

#### 8.2.1.2.5 Recommended Startup and Shutdown Procedures



t<sub>PLL</sub> has to be greater than 240 ms + 1.3 t<sub>START</sub>, after the first trim command following AVDD/DVDD power-up. It does not apply to trim commands following subsequent resets. t<sub>START</sub>/t<sub>STOP</sub> = PWM start/stop time as defined in register 0x1A

## 图 62. Recommended Start-Up and Shutdown Sequence

#### 8.2.1.2.5.1 Start-Up Sequence

Use the following sequence to power up and initialize the device:

- 1. Hold all digital inputs low and ramp up AVDD/DVDD to at least 3 V.
- 2. Initialize digital inputs and PVDD supply as follows:
  - Drive RST = 0, PDN = 1, and other digital inputs to their desired state. Wait at least 100 μs, drive RST high
  - Wait ≥ 13.5 ms.
  - Ramp up PVDD to at least 8 V while ensuring that it remains below 6 V for at least 100 µs after AVDD/DVDD reaches 3 V.
  - Wait ≥ 10 µs.
- 3. Trim oscillator (write 0x00 to register 0x1B) and wait at least 50 ms.
- 4. Configure the Digital Audio Processor of the Amplifier via I<sup>2</sup>C, refer to Section 8.5 Register Maps for more information.
- 5. Configure remaining registers.
- 6. Exit shutdown (sequence defined in Shutdown Sequence).

## 8.2.1.2.5.2 Normal Operation

The following are the only events supported during normal operation:

- 1. Writes to master/channel volume registers.
- 2. Writes to soft-mute register.
- 3. Enter and exit shutdown (sequence defined in Shutdown Sequence).

注

Event 3 is not supported for 240 ms + 1.3  $\times$  t<sub>start</sub> after trim following AVDD/DVDD power-up ramp (where t<sub>start</sub> is specified by register 0x1A).



#### 8.2.1.2.5.3 Shutdown Sequence

#### Enter:

- 1. Write 0x40 to register 0x05.
- 2. Wait at least 1 ms + 1.3  $\times$  t<sub>stop</sub> (where t<sub>stop</sub> is specified by register 0x1A).
- 3. If desired, reconfigure by returning to step 4 of initialization sequence.

#### Exit:

- 1. Write 0x00 to register 0x05 (exit shutdown command can not be serviced for as much as 240 ms after trim following AVDD/DVDD power-up ramp).
- 2. Wait at least 1 ms + 1.3  $\times$  t<sub>start</sub> (where t<sub>start</sub> is specified by register 0x1A).
- 3. Proceed with normal operation.

#### 8.2.1.2.5.4 Power-Down Sequence

Use the following sequence to power down the device and its supplies:

- 1. If time permits, enter shutdown (sequence defined in Shutdown Sequence); else, in case of sudden power loss, assert PDN = 0 and wait at least 2 ms.
- 2. Assert  $\overline{RST} = 0$ .
- 3. Drive digital inputs low and ramp down PVDD supply as follows:
  - Drive all digital inputs low after RST has been low for at least 2 μs.
  - Ramp down PVDD while ensuring that it remains above 8 V until  $\overline{RST}$  has been low for at least 2 µs.
- 4. Ramp down AVDD/DVDD while ensuring that it remains above 3 V until PVDD is below 6 V.

## 8.2.1.3 Application Performance Plots

CURVE TITLE	FIGURE
Output Power Vs Supply Voltage Stereo BTL Mode	Figure 5
Total Harmonic Distortion + Noise Vs Output Power Stereo BTL Mode	Figure 13
Total Harmonic Distortion + Noise Vs Frequency Stereo BTL Mode	Figure 9
Power Efficiency Vs Output Power Stereo BTL Mode	Figure 15


#### 8.2.2 Mono Parallel Bridge Tied Load Application

A mono system refers to a system in which the amplifier is used to drive a single loudspeaker. Parallel Bridge Tied Load (PBTL) indicates that the two full-bridge channels of the device are placed in parallel and drive the loudspeaker simultaneously using an identical audio signal. The primary benefit of operating this device in PBTL operation is to reduce the power dissipation and increase the current sourcing capabilities of the amplifier output. In this mode of operation, the current limit of the audio amplifier is approximately doubled while the on-resistance is approximately halved.

The loudspeaker can be a full-range transducer or one that only reproduces the low-frequency content of an audio signal, as in the case of a powered subwoofer. Often in this use case, two stereo signals are mixed together and sent through a low-pass filter to create a single audio signal which contains the low-frequency information of the two channels.

The Mono PBTL Configuration is shown in <a> 63</a>.





Copyright © 2016, Texas Instruments Incorporated

图 63. Mono Parallel Bridge Tied Load Application

### 8.2.2.1 Design Requirements

The design requirements for the Mono Parallel Bridge Tied Load Appliction of the TAS5753MD device is found in 表 27

表 27. Design Requirements for Mono Parallel Bridge Tied Load Application

PARAMETER	EXAMPLE
Low Power Supply	3.3 V
High Power Supply	8 V to 24 V
	I <sup>2</sup> S Compliant Master
Digital	I <sup>2</sup> C Compliant Master
	GPIO Control
Output Filters	Inductor-Capacitor Low Pass Filter (1)
Speaker	$2\Omega$ minimum.

(1) Refer to the application report Class-D Filter Design (SLOA119) for a detailed description on the filter design.

# 8.2.2.2 Detailed Design Procedure

Refer to the *Detailed Design Procedure* section.



#### 8.2.2.3 Application Performance Plots

CURVE TITLE	FIGURE
Output Power Vs Supply Voltage Mono PBTL Mode	Figure 18
Total Harmonic Distortion + Noise Vs Output Power Mono PBTL Mode	Figure 26
Total Harmonic Distortion + Noise Vs Frequency Mono PBTL Mode	Figure 22
Power Efficiency Vs Output Power Mono PBTL Mode	Figure 28


# 8.2.3 Stereo BTL Configuration with Headphone and Line Driver Amplifier Application

A stereo system generally refers to a system in which are two full range speakers without a separate amplifier path for the speakers that reproduce the low-frequency content. In this system, two channels are presented to the amplifier via the digital input signal. The two channels are amplified and then sent to two separate speakers.

Most commonly, the two channels are a pair of signals called a stereo pair, with one channel containing the audio for the left channel and the other channel containing the audio for the right channel. While certainly the two channels can contain any two audio channels, such as two surround channels of a multi-channel speaker system, the most popular occurrence in two channels systems is a stereo pair.

This configuration also has a DirectPath headphone stereo amplifier which can be used independently from the speaker channels.

The stereo BTL configuration with headphone and line driver amplifier application is shown in 8 64.



Copyright © 2016, Texas Instruments Incorporated

图 64. Stereo BTL Configuration with Headphone and Line Driver Amplifier

#### 8.2.3.1 Design Requirements

表 28 shows the example requirements for the stereo BTL configuration with headphone and line driver amplifier application.



# 表 28. Example Requirements for The Stereo BTL Configuration with Headphone and Line Driver Amplifier Application

PARAMETER	EXAMPLE
Low Power Supply	3.3 V
High Power Supply	8 V to 24 V
	I <sup>2</sup> S Compliant Master
Digital	I <sup>2</sup> C Compliant Master
	GPIO Control
Output Filters	Inductor-Capacitor Low Pass Filter (1)
Speaker	4-Ω minimum.
HP Speaker	6-Ω Minimum
Line Load	600- $\Omega$ Minimum

<sup>(1)</sup> Refer to the application report Class-D Filter Design (SLOA119) for a detailed description on the filter design.

#### 8.2.3.2 Detailed Design Procedure

Refer to the *Detailed Design Procedure* section.

#### 8.2.3.3 Application Performance Plots

CURVE TITLE	FIGURE
Output Power Vs Supply Voltage Stereo BTL Mode	Figure 5
Total Harmonic Distortion + Noise Vs Output Power Stereo BTL Mode	Figure 13
Total Harmonic Distortion + Noise Vs Frequency Stereo BTL Mode	Figure 9
Efficiency Vs Output Power Stereo BTL Mode	Figure 15

#### 8.2.4 Mono Parallel Bridge-Tied Load Configuration with Headphone and Line Driver Amplifier


A mono system refers to a system in which the amplifier is used to drive a single loudspeaker. Parallel Bridge Tied Load (PBTL) indicates that the two full-bridge channels of the device are placed in parallel and drive the loudspeaker simultaneously using an identical audio signal. The primary benefit of operating the TAS5753MD device in PBTL operation is to reduce the power dissipation and increase the current sourcing capabilities of the amplifier output. In this mode of operation, the current limit of the audio amplifier is approximately doubled while the on-resistance is approximately halved.

The loudspeaker can be a full-range transducer or one that only reproduces the low-frequency content of an audio signal, as in the case of a powered subwoofer. Often in this use case, two stereo signals are mixed together and sent through a low-pass filter to create a single audio signal which contains the low-frequency information of the two channels.

This configuration also has a DirectPath headphone stereo amplifier which can be used independently from the speaker channel.

The Mono PBTL Configuration with Headphone and Line Driver Amplifier application is shown in 图 65.





Copyright © 2016, Texas Instruments Incorporated

图 65. Mono PBTL Configuration with Headphone and Line Driver Amplifier

### 8.2.4.1 Design Requirements

表 29 shows the example requirements for the mono-PBTL configuration with headphone and line driver amplifier application.

表 29. Example Requirements for the Mono PBTL Configuration with Headphone and Line Driver Amplifier Application

PARAMETER	EXAMPLE					
Low Power Supply	3.3 V					
High Power Supply	8 V to 24 V					
	I <sup>2</sup> S Compliant Master					
Digital	I <sup>2</sup> C Compliant Master					
	GPIO Control					
Output Filters	Inductor-Capacitor Low Pass Filter (1)					
Speaker	$2$ - $\Omega$ minimum.					
P Speaker 6-Ω Minimum						
Line Load	600-Ω Minimum					

<sup>(1)</sup> Refer to the application report Class-D Filter Design (SLOA119) for a detailed description on the filter design.



#### 8.2.4.2 Detailed Design Procedure

Refer to the Detailed Design Procedure section.

## 8.2.4.3 Application Performance Plots

CURVE TITLE	FIGURE
Output Power Vs Supply Voltage Mono PBTL Mode	Figure 18
Total Harmonic Distortion + Noise Vs Output Power Mono PBTL Mode	Figure 26
Efficiency Vs Output Power Mono PBTL Mode	Figure 28

# 9 Power Supply Recommendations

To facilitate system design, the TAS5753MD device requires only a 3.3-V supply in addition to the PVDD power-stage supply. An internal voltage regulator provides suitable voltage levels for the gate drive circuitry. Additionally, all circuitry requiring a floating voltage supply, e.g., the high-side gate drive, is accommodated by built-in bootstrap circuitry requiring only a few external capacitors.

To provide good electrical and acoustical characteristics, the PWM signal path for the output stage is designed as identical, independent half-bridges. For this reason, each half-bridge has separate bootstrap pins (BSTRP\_x), and power-stage supply pins (PVDD). The gate-drive voltage (GVDD\_REG) is derived from the PVDD voltage. Place all decoupling capacitors as close to their associated pins as possible. In addition, avoid inductance between the power-supply pins and the decoupling capacitors.

For a properly functioning bootstrap circuit, a small ceramic capacitor must be connected from each bootstrap pin (BSTRP\_x) to the power-stage output pin (AMP\_OUT\_X). When the power-stage output is low, the bootstrap capacitor is charged through an internal diode connected between the gate-drive regulator output pin (GVDD\_REG) and the bootstrap pin. When the power-stage output is high, the bootstrap capacitor potential is shifted above the output potential and thus provides a suitable voltage supply for the high-side gate driver. The capacitors shown in *Typical Applications* ensure sufficient energy storage, even during minimal PWM duty cycles, to keep the high-side power-stage FET (LDMOS) fully turned on during the remaining part of the PWM cycle.

Special attention should be paid to the power-stage power supply; this includes component selection, PCB placement, and routing. As indicated, each half-bridge has independent power-stage supply pins (PVDD). For optimal electrical performance, EMI compliance, and system reliability, each PVDD pin should be decoupled with a 100-nF, X7R ceramic capacitor placed as close as possible to each supply pin.

The TAS5753MD device is fully protected against erroneous power-stage turn-on due to parasitic gate charging.



# 10 Layout

# 10.1 Layout Guidelines

Audio amplifiers which incorporate switching output stages must have special attention paid to their layout and the layout of the supporting components used around them. The system level performance metrics, including thermal performance, electromagnetic compliance (EMC), device reliability, and audio performance are all affected by the device and supporting component layout. Ideally, the guidance provided in the *Application Information* section with regard to device and component selection can be followed by precise adherence to the layout guidance shown in . The examples represent exemplary baseline balance of the engineering trade-offs involved with laying out the device. The designs can be modified slightly as needed to meet the needs of a given application. For example, in some applications, solution size can be compromised to improve thermal performance through the use of additional contiguous copper near the device. Conversely, EMI performance can be prioritized over thermal performance by routing on internal traces and incorporating a via picket-fence and additional filtering components.

## 10.1.1 Decoupling Capacitors

Placing the bypassing and decoupling capacitors close to supply has been long understood in the industry. The placement of the capacitors applies to AVDD and PVDD. However, the capacitors on the PVDD net for the TAS5753MD device deserve special attention. The small bypass capacitors on the PVDD lines of the DUT must be placed as close the PVDD pins as possible. Not only does placing these devices far away from the pins increase the electromagnetic interference in the system, but doing so can also negatively affect the reliability of the device. Placement of these components too far from the TAS5753MD device may cause ringing on the output pins that can cause the voltage on the output pin to exceed the maximum allowable ratings shown in the Absolute Maximum Ratings table, damaging the device. For that reason, the capacitors on the PVDD net must be no further away from their associated PVDD pins than what is shown in the example layouts in the *Layout Examples* section.

#### 10.1.2 Thermal Performance and Grounding

Follow the layout examples shown in the *Layout Examples* section of this document to achieve the best balance of solution size, thermal, audio, and electromagnetic performance. In some cases, deviation from this guidance may be required due to design constraints which cannot be avoided. In these instances, the system designer should ensure that the heat can get out of the device and into the ambient air surrounding the device. Fortunately, the heat created in the device naturally travels away from the device and into the lower temperature structures around the device.

Primarily, the goal of the PCB design is to minimize the thermal impedance in the path to those cooler structures. These tips should be followed to achieve that goal:

- Avoid placing other heat-producing components or structures near the amplifier (including above or below in the end equipment).
- Use a higher layer count PCB if possible to provide more heat sinking capability for the TAS5753MD device
  and to prevent traces of copper signal and power planes from breaking up the contiguous copper on the top
  and bottom layer.
- Place the TAS5753MD device away from the edge of the PCB when possible to ensure that heat can travel away from the device on all four sides.
- Avoid cutting off the flow of heat from the TAS5753MD device to the surrounding areas with traces or via strings. Instead, route traces perpendicular to the device and line up vias in columns which are perpendicular to the device.
- Unless the area between two pads of a passive component is large enough to allow copper to flow in between the two pads, orient it so that the narrow end of the passive component is facing the TAS5753MD device. Because the ground pins are the best conductors of heat in the package, maintain a contiguous ground plane from the ground pins to the PCB area surrounding the device for as many of the ground pins as possible.

# 10.2 Layout Examples




图 66. Stereo BTL Composite




图 67. Stereo BTL Top Layer



# Layout Examples (接下页)




图 68. Stereo BTL Bottom Layer




图 69. Mono PBTL Composite

# Layout Examples (接下页)




图 70. Mono PBTL Top Layer




图 71. Mono PBTL Bottom Layer



## 11 器件和文档支持

### 11.1 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 11.2 商标

DirectPath, PowerPAD, E2E are trademarks of Texas Instruments.

## 11.3 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

# 11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TAS5753MDDCA	ACTIVE	HTSSOP	DCA	48	40	RoHS & Green	NIPDAU	Level-3-260C-168 HR	0 to 85	TAS5753MD	Samples
TAS5753MDDCAR	ACTIVE	HTSSOP	DCA	48	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	0 to 85	TAS5753MD	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Jan-2022

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TAS5753MDDCAR	HTSSOP	DCA	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1

www.ti.com 5-Jan-2022



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TAS5753MDDCAR	HTSSOP	DCA	48	2000	350.0	350.0	43.0

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

# **TUBE**




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TAS5753MDDCA	DCA	HTSSOP	48	40	530	11.89	3600	4.9

12.5 x 6.1, 0.5 mm pitch


SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# DCA (R-PDSO-G48)

# PowerPAD ™ PLASTIC SMALL-OUTLINE



NOTES:

- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



# DCA (R-PDSO-G48)


PowerPAD™ PLASTIC SMALL OUTLINE

### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments.



# DCA (R-PDSO-G48)

# PowerPAD ™ PLASTIC SMALL OUTLINE PACKAGE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司