

THS4011 THS4012

SLOS216E - JUNE 1999-REVISED APRIL 2010

290-MHz LOW-DISTORTION HIGH-SPEED AMPLIFIERS


Check for Samples: THS4011, THS4012


FEATURES

- High Speed
 - 290-MHz Bandwidth (G = 1, –3 dB)
 - 310-V/ms Slew Rate
 - 37-ns Settling Time (0.1%)
- Low Distortion .
 - THD = -80 dBc (f = 1 MHz, R_1 = 150 Ω)
- 110-mA Output Current Drive (Typical)
- 7.5-nV/VHz Voltage Noise
- **Excellent Video Performance**
 - 70-MHz Bandwidth (0.1 dB, G = 1)
 - 0.006% Differential Gain Error
 - 0.01° Differential Phase Error
- ±5-V to ±15-V Supply Voltage
- Available in Standard SOIC, MSOP PowerPAD™, JG, or FK Packages
- **Evaluation Module Available**

DESCRIPTION

The THS4011 and THS4012 are high-speed, single/dual, voltage feedback amplifiers ideal for a wide range of applications. The devices offer good ac performance, with 290-MHz bandwidth, 310-V/µs slew rate, and 37-ns settling time (0.1%). These amplifiers have a high output drive capability of 110 mA and draw only 7.8-mA supply current per channel. For applications requiring low distortion, the THS4011/4012 operate with a total harmonic distortion (THD) of -80 dBc at f = 1 MHz. For video applications, the THS4011/4012 offer 0.1-dB gain flatness to 70 MHz, 0.006% differential gain error, and 0.01° differential phase error.





	RELATED DEVICES							
DEVICE	DESCRIPTION							
THS4011/4012	290-MHz low-distortion high-speed amplifiers							
THS4031/4032	100-MHz low-noise high-speed-amplifiers							
THS4061/4062	180-MHz high-speed amplifiers							




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

THS4011 THS4012 SLOS216E – JUNE 1999–REVISED APRIL 2010



www.ti.com

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



AVAILABLE OPTIONS

	NUMBER OF CHANNELS	PACKAGE	D DEVICES ⁽¹⁾	MSOP	PACKAGE	EVALUATION	
T _A		PLASTIC SMALL OUTLINE ⁽²⁾ (D)	PLASTIC MSOP ⁽²⁾ (DGN)	SYMBOL	CERAMIC DIP (JG)	CHIP CARRIER (FK)	MODULE
0°C to	1	THS4011CD	THS4011CDGN	TIACI	—	_	THS4011EVM
70°C 2		THS4012CD	THS4012CDGN ⁽³⁾	TIABY	—	_	THS4012EVM
-40°C to	1	THS4011ID	THS4011DGN	TIACJ	—	_	-
85°C	2	THS4012ID	THS4012IDGN ⁽³⁾	TIABZ	—	_	-
–55°C to 125°C	1	_	_	—	THS4011MJG	THS4011MFK	_

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) The D and DGN packages are available taped and reeled. Add an R suffix to the device type (i.e., THS4011CDGNR).

(3) This device is in the Product Preview stage of development. Please contact your local TI sales office for availability.

Copyright © 1999–2010, Texas Instruments Incorporated



FUNCTIONAL BLOCK DIAGRAM




Figure 1. THS4011 – Single Channel




Figure 2. THS4012 – Dual Channel

TEXAS INSTRUMENTS

www.ti.com

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)

			VALUE	UNIT
V_{CC}	Supply voltage		±16.5	V
VI	Input voltage		±V _{CC}	
I _O	Output current	t current		mA
V_{ID}	Differential input voltage	rential input voltage		V
	Continuous total power dissipation		See Dissipation Rating Table	
TJ	Maximum junction temperature		150	°C
		THS401xC	0 to 70	°C
T _A	Operation free-air temperature range	THS401xl	-40 to 85	°C
		THS4011M	-55 to 125	°C
T _{stg}	Storage temperature range		-65 to 150	°C

DISSIPATION RATINGS

PACKAGE	θ _{JA} (°C/W)	^θ ιc (°C/W)	T _A = 25°C POWER RATING
D	167 ⁽¹⁾	38.3	740 mW
DGN ⁽²⁾	58.4	4.7	2.14 W
JG	119	28	1050 mW
FK	87.7	20	1375 mW

(1) This data was taken using the JEDEC standard Low-K test PCB. For the JEDEC-proposed High-K test PCB, the θ_{JA} is 95°C/W with a power rating at 1.32 W at $T_A = 25^{\circ}C$.

(2) This data was taken using 2-oz trace and copper pad that is soldered directly to a 3-in × 3-in PC. For further information, refer to the Application Information section of this data sheet.

RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
V	Supply voltage	Split supply	±4.5	±16	V
V _{CC}	Supply voltage	Single supply	9	32	v
		C suffix	0	70	
T _A	Operating free-air temperature	I suffix	-40	85	°C
		M suffix	-55	125	



ELECTRICAL CHARACTERISTICS

 V_{CC} = ±15 V, R_L = 150 $\Omega,\,T_A$ = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIO	NS ⁽¹⁾	THS4011C/I THS4012C/I	UNIT
				ТҮР	
DYNA	MIC PERFORMANCE			·	
	Unity agin bondwidth (2 dD)	Gain = 1	$V_{CC} = \pm 15 V$	290	MHz
	Unity-gain bandwidth (-3 dB)	Gall = 1	$V_{CC} = \pm 5 V$	270	IVIEZ
BW	Bandwidth for 0.1-dB flatness	Gain = 1	$V_{CC} = \pm 15 V$	70	MHz
DVV	Bandwidth for 0.1-dB hatness	Gain = 1	$V_{CC} = \pm 5 V$	35	IVIEZ
	Full nower bandwidth ⁽²⁾	$V_{CC} = \pm 15 \text{ V}, \text{ R}_{L} = 150 \Omega$	V _{O(PP)} = 20 V	4.9	MHz
	Full-power bandwidth ⁽²⁾	$V_{CC} = \pm 5 \text{ V}, \text{ R}_{L} = 150 \Omega$	V _{O(PP)} = 5 V	16	MHz
SR	Slow roto		$V_{CC} = \pm 15 V$	310	Mag
SK	R Slew rate	Gain = −1, R _L = 150 Ω	$V_{CC} = \pm 5 V$	260	V/μs
	Sottling time to 0.19/	$V_1 = -2.5$ V to 2.5 V, Gain = -12	$V_{CC} = \pm 15 V$	37	
	Settling time to 0.1%	$v_1 = -2.5 v \text{ to } 2.5 v \text{, Gall} = -12$	$V_{CC} = \pm 5 V$	35	ns
t _s			$V_{CC} = \pm 15 V$	90	
	Settling time to 0.01%	$V_1 = -2.5$ V to 2.5 V, Gain = -12	$V_{CC} = \pm 5 V$	70	ns
NOIS	E/DISTORTION PERFORMANCE				
THD	Total harmonic distortion	$V_{CC} = \pm 15 V$, $f_c = 1 MHz$,	$V_{O(PP)} = 2 V$	-80	dBc
Vn	Input voltage noise	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	f = 10 kHz	7.5	nV/√Hz
l _n	Input current noise	$V_{CC} = \pm 5 V \text{ or } \pm 15 V,$	f = 10 kHz	1	pA/√Hz
	Differential gain error		$V_{CC} = \pm 15 V$	0.01%	
	Differential gain error	. Gain = 2, R _L = 150 Ω, NTSC	$V_{CC} = \pm 5 V$	0.01%	
	Differential phase error		$V_{CC} = \pm 15 V$	0.01°	
	Differential phase error	. Gain = 2, R_L = 150 Ω , NTSC	$V_{CC} = \pm 5 V$	0.001°	

(1) Full range = 0° C to 70° C for the C suffix and -40° C to 85° C for the I suffix.

(2) Full-power bandwidth = Slew rate/ 2π V_O(peak)



ELECTRICAL CHARACTERISTICS (Continued)

 V_{CC} = ±15 V, R_L = 150 $\Omega,$ T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS ⁽¹)		HS4011C/ HS4012C/		UNIT	
				MIN	TYP	MAX		
DC PEF	RFORMANCE							
		$V_{CC} = \pm 15 \text{ V}, \text{ V}_{O} = \pm 10 \text{ V}, \text{ R}_{I} = 1 \text{ k}\Omega$	$T_A = 25^{\circ}C$	10	25			
	Open loop gain	$v_{CC} = \pm 13 v, v_0 = \pm 10 v, v_L = 1 k_{L2}$	$T_A = Full range$	8			V/mV	
	Open loop gain	$V_{CC} = \pm 5 \text{ V}, \text{ V}_{O} = \pm 2.5 \text{ V}, \text{ R}_{L} = 250 \Omega$	$T_A = 25^{\circ}C$	7	12		V/IIIV	
		$v_{CC} = \pm 3 v$; $v_0 = \pm 2.5 v$; $R_L = 250 \Omega$	$T_A = Full range$	5				
V	Innut offect veltere		$T_A = 25^{\circ}C$		1	6	m)/	
V _{IO}	Input offset voltage	$V_{CC} = \pm 5 V \text{ or } \pm 15 V$	$T_A = Full range$			8	mV	
	Input offset voltage drift					15	μV/°C	
	lanut bing gumant		$T_A = 25^{\circ}C$		2	6	^	
I _{IB}	Input bias current	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T _A = Full range			8	μA	
			$T_A = 25^{\circ}C$		25	250		
I _{IO}	Input offset current	$V_{CC} = \pm 5 V \text{ or } \pm 15 V$	T _A = Full range			400	nA	
	Offset current drift	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$			0.3		nA/°C	
INPUT (CHARACTERISTICS							
	Common-mode input voltage	$V_{CC} = \pm 15 V$		±13	±14.1			
V _{ICR}	range	$V_{CC} = \pm 5 V$		±3.8	±4.3		V	
			T _A = 25°C	82	110			
		$V_{CC} = \pm 15 \text{ V}, V_{IC} = \pm 12 \text{ V}$	T _A = Full range	77			dB	
CMRR	Common-mode rejection ratio		$T_A = 25^{\circ}C$	90	95			
		$V_{CC} = \pm 5 \text{ V}, V_{IC} = \pm 2.5 \text{ V}$	T _A = Full range	83				
RI	Input resistance				2		MΩ	
CI	Input capacitance				1.2		pF	
OUTPU	T CHARACTERISTICS							
		$V_{CC} = \pm 15 V$		±13	±13.5			
		$V_{CC} = \pm 5 V$	$R_L = 1 k\Omega$	±3.4	±3.7			
Vo	Output voltage swing	$V_{CC} = \pm 15 V,$	R _L = 250 Ω	±12	±13		V	
		$V_{CC} = \pm 5 V,$	R _L = 150 Ω	±3	±3.4			
	-	$V_{CC} = \pm 15 V$		70	110			
lo	Output current	$V_{CC} = \pm 5 V$	R _L = 20 Ω	50	75		mA	
l _{os}	Short-circuit output current	$V_{CC} = \pm 15 \text{ V}$			150		mA	
R _O	Output resistance	Open loop			12		Ω	
	RSUPPLY							
		Dual supply		±4.5		±16.5		
V _{CC}	Supply voltage	Single supply		9		33	V	
			$T_A = 25^{\circ}C$		7.8	9.5		
		$V_{CC} = \pm 15 V$	$T_A = Full range$			11		
I _{CC}	Supply current (each amplifier)	ier) T _a			6.9	8.5	mA	
		$V_{CC} = \pm 5 V$	$T_A = Full range$			10		
			$T_A = 25^{\circ}C$	75	83	-		
PSRR	Power-supply rejection ratio	$V_{CC} = \pm 5 V$ to $\pm 15 V$	$T_A = 20^{\circ} \text{O}$ $T_A = \text{Full range}$	68			dB	
				00				

(1) Full range = 0° C to 70° C for the C suffix and -40° C to 85° C for the I suffix.



ELECTRICAL CHARACTERISTICS (Continued)

 V_{CC} = ±15 V, R_L = 150 $\Omega,\,T_A$ = 25°C (unless otherwise noted)

			TH	IS4011M			
	PARAMETER	TEST CONDITI	UNS ()	MIN	TYP	MAX	UNIT
DYNA	MIC PERFORMANCE	·		÷			
	Unit-gain bandwidth	Closed loop, $R_L = 1 k\Omega$,	$V_{CC} = \pm 15 V$	160 ⁽²⁾	200		
			$V_{CC} = \pm 15 V$		70		
	Bandwidth for 0.1-dB flatness	Gain = 1	$V_{CC} = \pm 5 V$		35		
BW			$V_{CC} = \pm 2.5 V$		30		MHz
1	Early a second base that dith (3)	$V_{CC} = \pm 15 \text{ V}, \text{ R}_{L} = 150 \Omega,$	V _{O(PP)} = 20 V		2.5		
	Full-power bandwidth ⁽³⁾	$V_{CC} = \pm 5 \text{ V}, \text{ R}_{L} = 150 \Omega,$	V _{O(PP)} = 20 V		8		
SR	Slew rate	$V_{CC} = \pm 15 \text{ V}, \text{ R}_{L} = 1 \text{ k}\Omega$		300 ⁽²⁾	400		V/µs
			$V_{CC} = \pm 15 V$		37		
	Settling time to 0.1%	V _I = −2.5 to 2.5 V, Gain = −1	$V_{CC} = \pm 5 V$		35		
t _s			$V_{CC} = \pm 15 V$		90		ns
	Settling time to 0.01%	V _I = −2.5 to 2.5 V, Gain = −1	$V_{CC} = \pm 5 V$		70		
NOISE	/DISTORTION PERFORMANCE						
THD	Total harmonic distortion	$V_{CC} = \pm 15 \text{ V}, \text{ f}_{c} = 1 \text{ MHz}, \text{ V}_{O(PP)} =$	= 1 V		-80		dBc
Vn	Input voltage noise	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	f = 10 kHz		7.5		nV/√Hz
l _n	Input current noise	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	f = 10 kHz		1		pA/√Hz
			$V_{CC} = \pm 15 V$		0.006%		
	Differential gain error	Gain = 2, R_L = 150 Ω , NTSC	$V_{CC} = \pm 5 V$		0.001%		
		V _{CC} =			0.01°		
	Differential phase error	Gain = 2, R_L = 150 Ω , NTSC	$V_{CC} = \pm 5 V$		0.002°		

(1) Full range = -55° C to 125° C for the M suffix (2) This parameter is not tested. (3) Full-power bandwidth = Slew rate/ 2π V_O(peak)

TEXAS INSTRUMENTS

www.ti.com

ELECTRICAL CHARACTERISTICS (Continued)

 $V_{CC} = \pm 15$ V, $R_L = 1$ k Ω , $T_A =$ full range (unless otherwise noted)


PARAMETER		TEST CONDITIONS ⁽⁷	D)	T	HS4011M		UNIT	
	PARAMETER	TEST CONDITIONS.	,	MIN	TYP	MAX		
DC PER	FORMANCE							
		$V_{CC} = \pm 15 \text{ V}, \text{ V}_{O} = \pm 10 \text{ V}, \text{ R}_{L} = 1 \text{ k}\Omega$	T Full ran as	6	14		V/mV	
	Open loop gain	$V_{CC} = \pm 5 \text{ V}, \text{ V}_{O} = \pm 2.5 \text{ V}, \text{ R}_{L} = 1 \text{ k}\Omega$	T _A = Full range	5	10			
V	Innut offect veltere	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	$T_A = 25^{\circ}C$		2	6	mV	
V _{IO}	Input offset voltage	$v_{CC} = \pm 5 \ v \ \text{or} \pm 15 \ v$	T _A = Full range		2	8	mv	
	Input offset voltage drift	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$			15		μV/°C	
	Innut hing ourrest	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	$T_A = 25^{\circ}C$		2	6		
I _{IB}	Input bias current	$v_{CC} = \pm 5$ v or ± 15 v	T _A = Full range		4	8	μA	
I _{IO}	Input offset current	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$			25	250	nA	
	Offset current drift	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T _A = 25°C		0.3		nA/°C	
INPUT (CHARACTERISTICS							
	Common-mode input voltage	$V_{CC} = \pm 15 V$		±13	±14.1			
VICR	range	$V_{CC} = \pm 5 V$		±3.8	±4.3		V	
		$V_{CC} = \pm 15 \text{ V}, \text{ V}_{IC} = \pm 12 \text{ V}$		75	90			
CMRR	Common-mode rejection ratio	$V_{CC} = \pm 5 \text{ V}, V_{IC} = \pm 2.5 \text{ V}$		84	95		dB	
RI	Input resistance				2		MΩ	
CI	Input capacitance				1.2		pF	
OUTPU	T CHARACTERISTICS							
		$V_{CC} = \pm 15 V$	R _L = 1 kΩ	±13	±13.5			
.,		$V_{CC} = \pm 5 V$		±3.4	±3.7		V	
Vo	Output voltage swing	$V_{CC} = \pm 15 V$,	R _L = 250 Ω	±12	±13		V	
		$V_{CC} = \pm 5 V,$	R _L = 150 Ω	±3	±3.4			
	2	$V_{CC} = \pm 15 V$		65	115			
lo	Output current	$V_{CC} = \pm 5 V$	$R_L = 20 \Omega$	40	75		mA	
los	Short-circuit output current	$V_{CC} = \pm 15 V,$	T _A = 25°C		150		mA	
R _O	Output resistance	Open loop			12		Ω	
POWER	RSUPPLY							
		Dual supply		±4.5		±16.5		
V _{CC}	Supply voltage	Single supply		9		33	V	
			T _A = 25°C		7.8	9.5		
	CC Quiescent current	$V_{CC} = \pm 15 V$	T _A = Full range			11		
Icc			$T_A = 25^{\circ}C$		6.9	8.5	mA	
		$V_{CC} = \pm 5 V$	$T_A = Full range$			10		
			$T_A = 25^{\circ}C$	80	86	-		
PSRR	Power-supply rejection ratio	$V_{CC} = \pm 5 V$ to $\pm 15 V$	$T_A = Full range$	78	83		dB	


(1) Full range = 0° C to 70° C for the C suffix and -40° C to 85° C for the I suffix.

Copyright © 1999–2010, Texas Instruments Incorporated




PARAMETER MEASUREMENT INFORMATION















Copyright © 1999-2010, Texas Instruments Incorporated



Copyright © 1999–2010, Texas Instruments Incorporated

Texas


INSTRUMENTS



APPLICATION INFORMATION

THEORY OF OPERATION

The THS401x is a high-speed, operational amplifier configured in a voltage feedback architecture. It is built using a 30-V, dielectrically isolated, complementary bipolar process, with NPN and PNP transistors possessing f_Ts of several GHz. This results in an exceptionally high-performance amplifier that has a wide bandwidth, high slew rate, fast settling time, and low distortion. A simplified schematic is shown in Figure 24.



Pin numbers are for the D, DGN, and JG packages.

Figure 24. THS4011/4012 Simplified Schematic

Noise Calculations and Noise Figure (NF)

Noise can cause errors on very small signals. This is especially true when amplifying small signals. The noise model for the THS401x is shown in Figure 25. This model includes all of the noise sources as follows:

- $e_n = Amplifier$ internal voltage noise (nV/ \sqrt{Hz})
- IN+ = Noninverting current noise (pA/\sqrt{Hz})
- IN- = Inverting current noise (pA/ \sqrt{Hz})
- e_{Rx} = Thermal voltage noise associated with each resistor (e_{Rx} = 4 kTR_x)






Figure 25. Noise Model

The total equivalent input noise density (e_{ni}) is calculated by using the following equation:

$$\mathbf{e}_{ni} = \sqrt{\left(\mathbf{e}_{n}\right)^{2} + \left(\mathbf{IN} + \mathbf{x}_{R}\right)^{2} + \left(\mathbf{IN} - \mathbf{x}\left(\mathbf{R}_{F} \| \mathbf{R}_{G}\right)\right)^{2} + 4 \, \mathbf{kTR}_{S} + 4 \, \mathbf{kT}\left(\mathbf{R}_{F} \| \mathbf{R}_{G}\right)}$$

Where:

- k = Boltzmann's constant = 1.380658×10^{-23}
- T = Temperature in degrees Kelvin (273 + °C)

 $R_F \parallel R_G$ = Parallel resistance of R_F and R_G

To get the equivalent output noise density of the amplifier, multiply the equivalent input noise density (e_{ni}) by the overall amplifier gain (A_V) :

$$e_{no} = e_{ni} A_{V} = e_{ni} \left(1 + \frac{R_{F}}{R_{G}} \right)$$
 (noninverting case)

As the previous equations show, to keep noise at a minimum, small-value resistors should be used. As the closed-loop gain is increased (by reducing R_G), the input noise is reduced considerably because of the parallel resistance term. This leads to the general conclusion that the most dominant noise sources are the source resistor (R_S) and the internal amplifier noise voltage (e_n). Because noise is summed in a root-mean-squares method, noise sources smaller than 25% of the largest noise source can be effectively ignored. This can greatly simplify the formula and make noise calculations much easier to calculate.

For more information on noise analysis, refer to the *Noise Analysis* section in the *Operational Amplifier Circuits Applications Report* (SLVA043).

This brings up another noise measurement usually preferred in RF applications — the noise figure (NF). NF is a measure of noise degradation caused by the amplifier. The value of the source resistance must be defined and is typically 50 Ω in RF applications.

$$NF = 10 \log \left[\frac{e_{ni}^2}{\left(e_{Rs}\right)^2} \right]$$

Π.

Because the dominant noise components are generally the source resistance and the internal amplifier noise voltage, approximate NF as:


TEXAS INSTRUMENTS

www.ti.com

THS4011 THS4012 SLOS216E – JUNE 1999 – REVISED APRIL 2010

$$NF = 10log \left[1 + \frac{\left(\left(e_n \right)^2 + \left(IN + \times R_S \right)^2 \right)}{4 \text{ kTR}_S} \right]$$


Figure 26 shows the NF graph for the THS401x.






DRIVING A CAPACITIVE LOAD

Driving capacitive loads with high performance amplifiers is not a problem, as long as certain precautions are taken. The first precaution is to note that the THS401x has been internally compensated to maximize its bandwidth and slew-rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output decreases the device phase margin leading to high-frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 27. A minimum value of 20 Ω should work well for most applications. For example, in 75- Ω transmission systems, setting the series-resistor value to 75 Ω both isolates any capacitance loading and provides the proper line-impedance matching at the source end.







OFFSET NULLING

The THS401x has low input offset voltage for a high-speed amplifier. However, if additional correction is required, an offset nulling function has been provided on the THS4011/4012. The input offset can be adjusted by placing a potentiometer between terminals 1 and 8 of the device and tying the wiper to the negative supply (see Figure 28).




Figure 28. Offset Nulling Schematic

THS4011 THS4012 SLOS216E – JUNE 1999–REVISED APRIL 2010



OFFSET VOLTAGE

 \mathbf{R}_{G} \mathbf{R}_{F} \mathbf{V}_{OS} \mathbf{R}_{S} $\mathbf{V}_{OS} = \left(\pm V_{IO} \pm I_{IB+} R_{S}\right) \left(1 + \frac{R_{F}}{R_{G}}\right) \pm I_{IB-} R_{F}$

The output offset voltage (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:

Figure 29. Output Offset Voltage Model

OPTIMIZING UNITY GAIN RESPONSE

Internal frequency compensation of the THS401x was selected to provide very wideband performance, yet maintain stability when operating in a noninverting unity gain configuration. When amplifiers are compensated in this manner, there is usually peaking in the closed-loop response and some ringing in the step response for fast input edges, depending on the application. This is because a minimum phase margin is maintained for the G = +1 configuration. For optimum settling time and minimum ringing, a feedback resistor of 100 Ω should be used (see Figure 30). Additional capacitance can also be used in parallel with the feedback resistance if even finer optimization is required.




Figure 30. Noninverting Unity Gain Schematic

GENERAL CONFIGURATIONS

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 31).




Figure 31. Single-Pole Low-Pass Filter



If even more attenuation is needed, a multiple-pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.




Figure 32. 2-Pole Low-Pass Sallen-Key Filter

CIRCUIT LAYOUT CONSIDERATIONS

To achieve the high-frequency performance levels of the THS401x, follow proper printed circuit board (PCB) high-frequency design techniques. A general set of guidelines is given in the following paragraphs. In addition, a THS401x evaluation board is available to use as a guide for layout or for evaluating the device performance.

- Ground planes It is highly recommended that a ground plane be used on the board to provide all components with a low inductive ground connection. However, in the areas of the amplifier inputs and output, the ground plane can be removed to minimize the stray capacitance.
- Proper power-supply decoupling Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 in between the device power terminals and the ceramic capacitors.
- Sockets Sockets are not recommended for high-speed operational amplifiers. The additional lead inductance in the socket pins often leads to stability problems. Surface-mount packages soldered directly to the PCB are the best implementation.
- Short trace runs/compact part placements Optimum high-frequency performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This minimizes stray capacitance at the input of the amplifier.
- Surface-mount passive components Using surface-mount passive components is recommended for high-frequency amplifier circuits for several reasons. First, because of the extremely low lead inductance of surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small size of surface-mount components naturally leads to a more compact layout, thereby minimizing both stray inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be kept as short as possible.

GENERAL PowerPAD[™] DESIGN CONSIDERATIONS

The THS401x is available packaged in a thermally-enhanced DGN package, which is a member of the PowerPAD family of packages. This package is constructed using a downset leadframe upon which the die is mounted [see Figure 33(a) and Figure 33(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 33(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

Copyright © 1999–2010, Texas Instruments Incorporated


THS4011 THS4012 SLOS216E – JUNE 1999–REVISED APRIL 2010



www.ti.com

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat-dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface mount with the, heretofore, awkward mechanical methods of heatsinking.



NOTE: The thermal pad is electrically isolated from all terminals in the package.

Figure 33. Thermally-Enhanced DGN Package Views

Although there are many ways to properly heatsink this device, the following steps show the recommended approach:

- 1. Prepare the PCB with a top-side etch pattern as shown in Figure 34. There should be etch for the leads, as well as etch for the thermal pad.
- 2. Place five holes in the area of the thermal pad. These holes should be 13 mils in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal-pad area. This helps dissipate the heat generated by the THS401xDGN IC. These additional vias may be larger than the 13-mils diameter vias directly under the thermal pad. They can be larger because they are not in the thermal-pad area to be soldered so that wicking is not a problem.
- 4. Connect all holes to the internal ground plane.
- 5. When connecting these holes to the ground plane, **do not** use the typical web or spoke via connection methodology. Web connections have a high thermal-resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the THS401xDGN package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal-pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal-pad area. This prevents solder from pulling away from the thermal-pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal-pad area and all of the IC terminals.
- 8. With these preparatory steps in place, the THS401xDGN IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.




Figure 34. PowerPAD[™] PCB Etch and Via Pattern

The actual thermal performance achieved with the THS401xDGN in its PowerPAD package depends on the application. In the previous example, if the size of the internal ground plane is approximately 3 in x 3 in, the expected thermal coefficient, θ_{JA} , is approximately 58.4°C/W. For comparison, the non-PowerPAD version of the THS401x IC (SOIC) is shown. For a given θ_{JA} , the maximum power dissipation is shown in Figure 35 and is calculated by the following formula:




$$\mathsf{P}_{\mathsf{D}} = \left(\frac{\mathsf{T}_{\mathsf{MAX}} - \mathsf{T}_{\mathsf{A}}}{\theta_{\mathsf{JA}}}\right)$$

Where:

 $\begin{array}{l} \mathsf{P}_{\mathsf{D}} = \mathsf{Maximum power dissipation of THS401x IC (watts)} \\ \mathsf{T}_{\mathsf{MAX}} = \mathsf{Absolute maximum junction temperature (150°C)} \\ \mathsf{T}_{\mathsf{A}} = \mathsf{Free-ambient air temperature (°C)} \\ \theta_{\mathsf{JA}} = \theta_{\mathsf{JC}} + \theta_{\mathsf{CA}} \end{array}$

 θ_{JC} = Thermal coefficient from junction to case

 θ_{CA} = Thermal coefficient from case to ambient air (°C/W)



A. Results are with no airflow and PCB size = $3 \text{ in } \times 3 \text{ in}$

Figure 35. Maximum Power Dissipation vs Free-Air Temperature


More complete details of the PowerPAD installation process and thermal-management techniques can be found in the TI technical brief, *PowerPAD™ Thermally-Enhanced Package*. This document can be found at the TI web site (www.ti.com) by searching on the keyword PowerPAD. The document can also be ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.

The next consideration is the package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer should never forget about the quiescent heat generated within the device, especially multiple amplifier devices. Because these devices have linear output stages (Class A-B), most of the heat dissipation is at low output voltages with high output currents. Figure 36 to Figure 39 show this effect, along with the quiescent heat, with an ambient air temperature of 50°C. When using $V_{CC} = \pm 5$ V, there is generally not a heat problem, even with SOIC packages. But, when using $V_{CC} = \pm 15$ V, the SOIC package is severely limited in the amount of heat it can dissipate. The other key factor when looking at these graphs is how the devices are mounted on the PCB. The PowerPAD devices are extremely useful for heat dissipation. But, the device should always be soldered to a copper plane to fully use the heat-dissipation properties of the PowerPAD package. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device, θ_{JA} decreases and the heat dissipation capability increases. The currents and voltages shown in these graphs are for the total package. For the dual amplifier package (THS4012), the sum of the RMS output currents and voltages should be used to choose the proper package.

THS4011 THS4012 SLOS216E – JUNE <u>1999 – REVISED APRIL 2010</u>



www.ti.com



20 Submit Documentation Feedback



EVALUATION BOARD

An evaluation board is available for the THS4011 (literature number SLOP128) and THS4012 (literature number SLOP230). This board has been configured for low parasitic capacitance in order to realize the full performance of the amplifier. A schematic of the THS4011 evaluation board is shown in Figure 40. The circuitry has been designed so that the amplifier may be used in either an inverting or noninverting configuration. For more information, refer to the *THS4011 EVM User's Guide* (literature number SLOU028) or the *THS4012 EVM User's Guide* (literature number SLOU028) or the *THS4012 EVM User's Guide* (literature number SLOU028) or the *THS4012 EVM User's Guide* (literature number SLOU041) To order the evaluation board, contact your local TI sales office or distributor.




Figure 40. THS4011 Evaluation Board

Changes from Original (June 1999) to Revision A

REVISION HISTORY

Replaced the HIGH SPEED FAMILY of DEVICES table with the RELATED DEVICES table 1 Changes from Revision A (February 2000) to Revision B Page Changed Feature List item From: 0.01% Differential Gain Error To: 0.006% Differential Gain Error 1 Added THS4011M to the Abs Max table 4 Added the ELECTRICAL CHARACTERISTICS for device number THS4011M Changes from Revision B (February 2000) to Revision C Page Changes from Revision C (May 2006) to Revision D Page Changes from Revision D (June 2007) to Revision E Page

Changed Figure 5 label - From: Input Bias Current - A To: Input Bias Current - µA
9

www.ti.com

Page



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9959301Q2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9959301Q2A THS4011MFKB	Samples
5962-9959301QPA	ACTIVE	CDIP	JG	8	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	9959301QPA THS4011M	Samples
THS4011CD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4011C	Samples
THS4011CDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	0 to 70	ACI	Samples
THS4011CDGNG4	LIFEBUY	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ACI	
THS4011CDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	0 to 70	ACI	Samples
THS4011CDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4011C	Samples
THS4011ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	40111	Samples
THS4011IDG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	4011I	
THS4011IDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	ACJ	Samples
THS4011IDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	ACJ	Samples
THS4011MFKB	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9959301Q2A THS4011MFKB	Samples
THS4011MJG	ACTIVE	CDIP	JG	8	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	THS4011MJG	Samples
THS4011MJGB	ACTIVE	CDIP	JG	8	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	9959301QPA THS4011M	Samples
THS4012CD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4012C	Samples
THS4012CDG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4012C	
THS4012CDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ABY	Samples
THS4012CDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ABY	Samples
THS4012CDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4012C	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
THS4012ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	40121	Samples
THS4012IDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABZ	Samples
THS4012IDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABZ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



OTHER QUALIFIED VERSIONS OF THS4011, THS4011M :

• Catalog : THS4011

Military : THS4011M

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS4011CDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4011CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS4011IDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4012CDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4012CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS4012IDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

5-Jan-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS4011CDGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
THS4011CDR	SOIC	D	8	2500	350.0	350.0	43.0
THS4011IDGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
THS4012CDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
THS4012CDR	SOIC	D	8	2500	350.0	350.0	43.0
THS4012IDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0



TUBE



B - Alignment groove width

All dimensions are nominal								
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9959301Q2A	FK	LCCC	20	1	506.98	12.06	2030	NA
THS4011CD	D	SOIC	8	75	505.46	6.76	3810	4
THS4011CDGN	DGN	HVSSOP	8	80	330	6.55	500	2.88
THS4011CDGNG4	DGN	HVSSOP	8	80	330	6.55	500	2.88
THS4011ID	D	SOIC	8	75	505.46	6.76	3810	4
THS4011IDG4	D	SOIC	8	75	505.46	6.76	3810	4
THS4011IDGN	DGN	HVSSOP	8	80	330	6.55	500	2.88
THS4011MFKB	FK	LCCC	20	1	506.98	12.06	2030	NA
THS4012CD	D	SOIC	8	75	505.46	6.76	3810	4
THS4012CDG4	D	SOIC	8	75	505.46	6.76	3810	4
THS4012ID	D	SOIC	8	75	505.46	6.76	3810	4

GENERIC PACKAGE VIEW

PowerPAD VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE

3 x 3, 0.65 mm pitch

DGN 8

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





4225482/A

DGN0008D

PACKAGE OUTLINE

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



DGN0008D

EXAMPLE BOARD LAYOUT

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



DGN0008D

EXAMPLE STENCIL DESIGN

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



PACKAGE OUTLINE

DGN0008G

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



PowerPAD is a trademark of Texas Instruments.

DGN0008G

EXAMPLE BOARD LAYOUT

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



DGN0008G

EXAMPLE STENCIL DESIGN

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



FK 20

8.89 x 8.89, 1.27 mm pitch

GENERIC PACKAGE VIEW

LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

MCER001A - JANUARY 1995 - REVISED JANUARY 1997



CERAMIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated