


## THS402x 2GHz、10V/V 稳定低噪声高速放大器

### 1 特性

- 超低 1.2nV/√Hz 电压噪声
- 高速：
  - 2GHz 增益带宽积
  - 470V/μs 压摆率
  - 30ns 稳定时间 (0.1%)
- 在增益  $\geq 10\text{V/V}$  时保持稳定
- 输出驱动， $I_O = 200\text{mA}$  (典型值)
- 极低失真：
  - THD = -68dBc ( $f = 1\text{MHz}$ ,  $R_L = 150\Omega$ )
- 宽电压范围的电源：
  - $V_{CC} = \pm 4.5\text{V}$  至  $\pm 16\text{V}$
- THS4021 上的失调电压归零引脚

### 2 应用

- 超声波扫描仪
- 源测量单元 (SMU)
- 电源品质测定器




### 3 说明

THS4021 和 THS4022 (THS402x) 是超低电压噪声、高速电压反馈放大器，非常适合需要低电压噪声的应用 (包括通信和成像)。单路放大器 THS4021 和双路放大器 THS4022 可提供卓越的交流性能，带宽为 350MHz，压摆率为 470V/μs，稳定时间为 30ns (0.1%)。THS402x 在增益为 10 或更高以及 -9 或更低时保持稳定。这些放大器具有 200mA 的高驱动能力，每个放大器只消耗 7.8mA 的电源电流。在  $f = 1\text{MHz}$  时总谐波失真 (THD) 为 -68dBc 的情况下，THS402x 专为需要低失真的应用而设计。

#### 封装信息<sup>(1)</sup>

器件型号	放大器	封装
THS4021	One	D (SOIC, 8)
		DGN (HVSSOP, 8)
THS4022	2 篇	D (SOIC, 8)
		DGN (HVSSOP, 8)

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



电压噪声和电流噪声与频率间的关系



## Table of Contents

<b>1 特性</b> .....	1	7.1 Overview.....	22
<b>2 应用</b> .....	1	7.2 Functional Block Diagram.....	22
<b>3 说明</b> .....	1	7.3 Feature Description.....	23
<b>4 Revision History</b> .....	2	7.4 Device Functional Modes.....	23
<b>5 Pin Configuration and Functions</b> .....	5	<b>8 Application and Implementation</b> .....	24
<b>6 Specifications</b> .....	6	8.1 Application Information.....	24
6.1 Absolute Maximum Ratings.....	6	8.2 Power Supply Recommendations.....	24
6.2 ESD Ratings.....	6	8.3 Layout.....	25
6.3 Recommended Operating Conditions.....	6	<b>9 Device and Documentation Support</b> .....	28
6.4 Thermal Information: THS4021.....	7	9.1 Documentation Support.....	28
6.5 Thermal Information: THS4022.....	7	9.2 接收文档更新通知.....	28
6.6 Electrical Characteristics: THS4021 (D Package).....	8	9.3 支持资源.....	28
6.7 Electrical Characteristics: THS4021 (DGN Package) and THS4022 (D and DGN Packages).....	10	9.4 Trademarks.....	28
6.8 Typical Characteristics: THS4021 (D Package).....	12	9.5 静电放电警告.....	28
6.9 Typical Characteristics: THS4021 (DGN Package) and THS4022 (D and DGN Packages).....	17	9.6 术语表.....	28
<b>7 Detailed Description</b> .....	22	<b>10 Mechanical, Packaging, and Orderable Information</b> .....	28

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision C (July 2007) to Revision D (May 2023)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式.....	1
• 添加了应用、规格、应用和实施、热性能信息表、引脚配置和功能、电气特性：THS4021xD、典型特性：THS4021xD、器件和文档支持以及机械、封装和可订货信息部分部分。.....	1
• 将数据表标题从“350MHz 低噪声高速放大器”更改为“2GHz、10V/V 稳定、低噪声、高速放大器”.....	1
• 将首页图像从引脚图更改为简化版应用.....	1
• Removed <i>Dissipation Ratings</i> section.....	6
• Changed supply voltage max in <i>Absolute Maximum Ratings</i> from $\pm 16.5$ V to 33 V for clarification.....	6
• Changed table note 1 on <i>Absolute Maximum Ratings</i> to add additional clarification.....	6
• Changed output current maximum value in <i>Absolute Maximum Ratings</i> from 150 mA to 240 mA.....	6
• Changed differential supply voltage maximum in <i>Absolute Maximum Ratings</i> table from $\pm 4$ V to $\pm 1.5$ V.....	6
• Added continuous input current in <i>Absolute Maximum Ratings</i> .....	6
• Added <i>Electrical Characteristics: THS4021 (D Package)</i> section.....	8
• Changed small-signal bandwidth at $G = 10$ , $V_{CC} = \pm 15$ V from 350 MHz to 290 MHz in <i>Electrical Characteristics: THS4021 (D Package)</i> .....	8
• Changed small-signal bandwidth at $G = 10$ , $V_{CC} = \pm 5$ V from 280 MHz to 250 MHz in <i>Electrical Characteristics: THS4021 (D Package)</i> .....	8
• Changed small-signal bandwidth at $G = 20$ , $V_{CC} = \pm 15$ V from 80 MHz to 110 MHz in <i>Electrical Characteristics: THS4021 (D Package)</i> .....	8
• Changed small-signal bandwidth at $G = 20$ , $V_{CC} = \pm 5$ V from 70 MHz to 100 MHz in <i>Electrical Characteristics: THS4021 (D Package)</i> .....	8
• Changed full power bandwidth calculation from slew rate / $[2 \pi V_{O(Peak)}]$ to slew rate / $[\pi V_{O(P-P)}]$ in <i>Electrical Characteristics THS4021 (D Package)</i> table note.....	8
• Changed full power bandwidth in <i>Electrical Characteristics: THS4021 (D Package)</i> table from 3.7 MHz to 7.5 MHz to match calculation in footnote.....	8
• Changed full power bandwidth in <i>Electrical Characteristics: THS4021 (D Package)</i> table from 11.8 MHz to 23.6 MHz for $V_{CC} = \pm V$ to match calculation in footnote.....	8
• Changed slew rate condition in <i>Electrical Characteristics: THS4021 (D Package)</i> from a 10-V step to a 20-V step for $V_{CC} = \pm 15$ V.....	8

- Changed 0.1% settling time specification in *Electrical Characteristics: THS4021 (D Package)* from 40 ns to 30 ns for  $V_{CC} = \pm 15\text{ V}$ ..... 8
- Changed 0.1% settling time specification in *Electrical Characteristics: THS4021 (D Package)* from 50 ns to 30 ns for  $V_{CC} = \pm 5\text{ V}$ ..... 8
- Changed 0.01% settling time specification in *Electrical Characteristics: THS4021 (D Package)* from 145 ns to 160 ns for  $V_{CC} = \pm 15\text{ V}$ ..... 8
- Changed 0.01% settling time specification in *Electrical Characteristics: THS4021 (D Package)* from 155 ns to 160 ns for  $V_{CC} = \pm 5\text{ V}$ ..... 8
- Changed input current noise specification in *Electrical Characteristics: THS4021 (D Package)* from 1.5 pA/√Hz to 1.2 pA/√Hz ..... 8
- Changed input current noise specification in *Electrical Characteristics: THS4021 (D Package)* from 1.2 pA/√Hz to 2.3 pA/√Hz..... 8
- Changed open-loop gain load condition in *Electrical Characteristics: THS4021 (D Package)* from 250 Ω to 1 kΩ for  $V_{CC} = \pm 5\text{ V}$ ..... 8
- Changed open-loop gain typical specification in *Electrical Characteristics: THS4021 (D Package)* from 60 mV/V to 100 dB for  $V_{CC} = \pm 15\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ..... 8
- Changed open-loop gain units from V/mV to dB in *Electrical Characteristics: THS4021 (D Package)* ..... 8
- Changed open-loop gain typical specification in *Electrical Characteristics: THS4021 (D Package)* from 35 mV/V to 98 dB for  $V_{CC} = \pm 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ..... 8
- Changed input offset voltage typical specification in *Electrical Characteristics: THS4021 (D Package)* from 0.5 mA to 0.3 mA for  $25^\circ\text{C}$ ..... 8
- Changed offset voltage drift typical specification in *Electrical Characteristics: THS4021 (D Package)* from 15 μA/°C to 2 μA/°C..... 8
- Changed input bias current typical in *Electrical Characteristics THS4021 (D Package)* from 3 μA to 9 μA for  $T_A = 25^\circ\text{C}$ ..... 8
- Changed input bias current maximum value in *Electrical Characteristics THS4021 (D Package)* from 6 μA to 20 μA for  $T_A = 25^\circ\text{C}$ ..... 8
- Changed input bias current maximum value in *Electrical Characteristics THS4021 (D Package)* from 8 μA to 33 μA for  $T_A = \text{full range}$ ..... 8
- Changed input offset current drift typical value in *Electrical Characteristics: THS4021 (D Package)* from 0.3 nA/°C to 0.2 nA/°C..... 8
- Added Common-mode rejection ratio typical in *Electrical Characteristics: THS4021 (D Package)* for  $25^\circ\text{C}$ ..... 8
- Added common-mode rejection ratio in *Electrical Characteristics: THS4021 (D Package)* for  $V_{CC} = \pm 5\text{ V}$ ..... 8
- Changed output voltage swing typical value in *Electrical Characteristics: THS4021 (D Package)* from ± 12.5 V to ± 12.9 V for  $V_{CC} = \pm 15\text{ V}$ ,  $R_L = 250\ \Omega$ ..... 8
- Changed output voltage swing typical value in *Electrical Characteristics: THS4021 (D Package)* from ± 3.3 V to ± 3.5 V for  $V_{CC} = \pm 5\text{ V}$ ,  $R_L = 150\ \Omega$ ..... 8
- Changed output voltage swing typical value in *Electrical Characteristics: THS4021 (D Package)* from ± 13.5 V to ± 13.6 V for  $V_{CC} = \pm 15\text{ V}$ ,  $R_L = 1\text{ k}\Omega$ ..... 8
- Changed output current load resistance typical value in *Electrical Characteristics THS4021 (D Package)* from 20 Ω to 10 Ω..... 8
- Changed output current typical value in *Electrical Characteristics: THS4021 (D Package)* from 100 mA to 200 mA for  $V_{CC} = \pm 15\text{ V}$ ..... 8
- Changed output current typical value in *Electrical Characteristics: THS4021 (D Package)* from 75 mA to 160 mA for  $V_{CC} = \pm 5\text{ V}$ ..... 8
- Changed output resistance in *Electrical Characteristics: THS4021 (D Package)* from 13 Ω to 5 Ω..... 8
- Changed supply current (each amplifier) typical value in *Electrical Characteristics: THS4021 (D Package)* from 7.8 mA to 7.5 mA for  $V_{CC} = \pm 5\text{ V}$ ..... 8
- Changed supply current (each amplifier) typical value in *Electrical Characteristics: THS4021 (D Package)* from 6.7 mA to 6.5 mA for  $V_{CC} = \pm 5\text{ V}$ ..... 8
- Added power-supply rejection ratio typical value in *Electrical Characteristics: THS4021 (D Package)* ..... 8

- Changed title of *Electrical Characteristics* to *Electrical Characteristics: THS4021 (D Package) and THS4022 (D and DGN Packages)* ..... 10
- Added *Typical Characteristics: THS4021 (D Package)* section..... 12
- Changed title of *Typical Characteristics* to *Typical Characteristics: THS4021 (D Package) and THS4022 (D and DGN Packages)*..... 17
- Added *Detailed Description* section..... 22
- Deleted *Noise Calculation and Noise Figure* and *Offset Voltage* sections..... 22
- Changed device label from "THS402x" to "THS4021" in 图 7-4 ..... 23
- Changed *Application Information* section to latest standard format..... 24
- Added *Power Supply Recommendations* section..... 24
- Changed title of *Circuit Layout Considerations* section to *Layout Guidelines*, updated content, and moved to *Layout* section..... 25
- Deleted thermal calculations and plots from *General PowerPAD™ Integrated Circuit Package Design Considerations* ..... 26
- Deleted *Evaluation Board* section..... 26

## 5 Pin Configuration and Functions




图 5-1. THS4021: D Package, 8-Pin SOIC, or DGN Package, 8-pin HVSSOP (Top View)

表 5-1. Pin Functions: THS4021

PIN		TYPE	DESCRIPTION
NAME	NO.		
IN -	2	Input	Inverting input
IN+	3	Input	Noninverting input
NC	5	—	No connection
NULL	1, 8	Input	Voltage offset adjust
OUT	6	Output	Output of amplifier
V <sub>CC-</sub>	4	—	Negative power supply
V <sub>CC+</sub>	7	—	Positive power supply




图 5-2. THS4022: D Package, 8-Pin SOIC, or DGN Package, 8-pin HVSSOP (Top View)

表 5-2. Pin Functions: THS4022

PIN		TYPE	DESCRIPTION
NAME	NO.		
1IN -	2	Input	Channel 1 inverting input
1IN+	3	Input	Channel 1 noninverting input
1OUT	1	Output	Channel 1 output
2IN -	6	Input	Channel 2 inverting input
2IN+	5	Input	Channel 2 noninverting input
2OUT	7	Output	Channel 2 output
V <sub>CC-</sub>	4	—	Negative power supply
V <sub>CC+</sub>	8	—	Positive power supply

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT	
V <sub>CC-</sub> to V <sub>CC+</sub>	Supply voltage		33	V	
V <sub>I</sub>	Input voltage		±V <sub>CC</sub>	V	
I <sub>O</sub>	Output current <sup>(2)</sup>		240	mA	
V <sub>IO</sub>	Differential input voltage		±1.5	V	
I <sub>IN</sub>	Continuous input current		10	mA	
T <sub>J</sub>	Maximum junction temperature		150	°C	
T <sub>A</sub>	Operating free-air temperature	C-suffix	0	70	°C
		I-suffix	- 40	85	
T <sub>stg</sub>	Storage temperature	- 65	150	°C	
	Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds		300	°C	

- Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- When continuously operating at any output current, do not exceed the maximum junction temperature. Keep the output current less than the absolute maximum rating regardless of time interval.

### 6.2 ESD Ratings

		VALUE	UNIT	
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±1000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT	
V <sub>CC</sub>	Supply voltage	Dual-supply	±4.5	±15	±16	V
		Single-supply	9	30	32	
T <sub>A</sub>	Operating free-air temperature	C-suffix	0	25	70	°C
		I-suffix	- 40	25	85	

## 6.4 Thermal Information: THS4021

THERMAL METRIC <sup>(1)</sup>		THS4021		UNIT
		D (SOIC)	DGN (HVSSOP)	
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	124.5	58.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	65.0	4.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	72.2	—	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	13.6	—	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	71.4	—	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	—	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Thermal Information: THS4022

THERMAL METRIC <sup>(1)</sup>		THS4022		UNIT
		D (SOIC)	DGN (HVSSOP)	
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	167	58.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	38.3	4.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	—	—	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	—	—	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	—	—	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	—	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.6 Electrical Characteristics: THS4021 (D Package)

at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15\text{ V}$ , and  $R_L = 150\ \Omega$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>DYNAMIC PERFORMANCE</b>							
BW	Small-signal bandwidth (-3 dB)	Gain = 10	$V_{CC} = \pm 15\text{ V}$		290		MHz
			$V_{CC} = \pm 5\text{ V}$		250		
		Gain = 20	$V_{CC} = \pm 15\text{ V}$		110		
			$V_{CC} = \pm 5\text{ V}$		100		
	Bandwidth for 0.1-dB flatness	Gain = 10	$V_{CC} = \pm 15\text{ V}$		17		
Full-power bandwidth <sup>(1)</sup>		$V_{O(pp)} = 20\text{ V}, V_{CC} = \pm 15\text{ V}$			7.5		
		$V_{O(pp)} = 5\text{ V}, V_{CC} = \pm 5\text{ V}$			23.6		
SR	Slew rate <sup>(2)</sup>	Gain = 10	$V_{CC} = \pm 15\text{ V}, 20\text{-V step}$		470		V/ $\mu\text{s}$
			$V_{CC} = \pm 5\text{ V}, 5\text{-V step}$		370		
$t_s$	Settling time to 0.1%	Gain = -10	$V_{CC} = \pm 15\text{ V}, 5\text{-V step}$		30		ns
			$V_{CC} = \pm 5\text{ V}, 2\text{-V step}$		30		
	Settling time to 0.01%	Gain = -10	$V_{CC} = \pm 15\text{ V}, 5\text{-V step}$		160		
			$V_{CC} = \pm 5\text{ V}, 2\text{-V step}$		160		
<b>NOISE/DISTORTION PERFORMANCE</b>							
THD	Total harmonic distortion	$V_{O(pp)} = 2\text{ V}, f = 1\text{ MHz},$ gain = 10, $V_{CC} = \pm 15\text{ V}$	$R_L = 1\text{ k}\Omega$		-68		dBc
			$R_L = 1\text{ k}\Omega$		-77		
		$V_{O(pp)} = 2\text{ V}, f = 1\text{ MHz},$ gain = 10, $V_{CC} = \pm 5\text{ V}$	$R_L = 1\text{ k}\Omega$		-69		
			$R_L = 1\text{ k}\Omega$		-78		
$V_n$	Input voltage noise	$V_{CC} = \pm 5\text{ V or } \pm 15\text{ V}, f > 10\text{ kHz}$			1.2		nV/ $\sqrt{\text{Hz}}$
$I_n$	Input current noise	$V_{CC} = \pm 5\text{ V or } \pm 15\text{ V}, f > 10\text{ kHz}$			2.3		pA/ $\sqrt{\text{Hz}}$
	Differential gain error	Gain = 10, NTSC, 40 IRE modulation, $\pm 100$ IRE ramp	$V_{CC} = \pm 15$		0.02		%
			$V_{CC} = \pm 5\text{ V}$		0.02		
	Differential phase error	Gain = 10, NTSC, 40 IRE modulation, $\pm 100$ IRE ramp	$V_{CC} = \pm 15$		0.08		°
			$V_{CC} = \pm 5\text{ V}$		0.06		
<b>DC PERFORMANCE</b>							
	Open-loop gain	$V_{CC} = \pm 15\text{ V}, V_O = \pm 10\text{ V},$ $R_L = 1\text{ k}\Omega$	$T_A = 25^\circ\text{C}$	92	100		dB
			$T_A = \text{full range}$	91			
		$V_{CC} = \pm 5\text{ V}, V_O = \pm 2.5\text{ V},$ $R_L = 1\text{ k}\Omega$	$T_A = 25^\circ\text{C}$	86	98		
			$T_A = \text{full range}$	84			
$V_{OS}$	Input offset voltage	$V_{CC} = \pm 5\text{ V or } \pm 15\text{ V}$	$T_A = 25^\circ\text{C}$		0.3	2	mV
			$T_A = \text{full range}$			3	
	Offset voltage drift	$V_{CC} = \pm 5\text{ V or } \pm 15\text{ V}, T_A = \text{full range}$			2		$\mu\text{V}/^\circ\text{C}$
$I_{IB}$	Input bias current	$V_{CC} = \pm 5\text{ V or } \pm 15\text{ V}$	$T_A = 25^\circ\text{C}$		9	20	$\mu\text{A}$
			$T_A = \text{full range}$			33	$\mu\text{A}$
$I_{OS}$	Input offset current	$V_{CC} = \pm 5\text{ V or } \pm 15\text{ V}$	$T_A = 25^\circ\text{C}$		30	250	nA
			$T_A = \text{full range}$			400	nA
	Input offset current drift	$V_{CC} = \pm 5\text{ V or } \pm 15\text{ V}, T_A = \text{full range}$			0.2		nA/ $^\circ\text{C}$



## 6.6 Electrical Characteristics: THS4021 (D Package) (continued)

 at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15\text{ V}$ , and  $R_L = 150\ \Omega$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>INPUT CHARACTERISTICS</b>							
$V_{ICR}$	Common-mode input voltage	$V_{CC} = \pm 15\text{ V}$		$\pm 13.8$	$\pm 14.3$		V
		$V_{CC} = \pm 5\text{ V}$		$\pm 3.8$	$\pm 4.3$		
$CMRR$	Common-mode rejection ratio	$V_{CC} = \pm 15\text{ V}$ , $V_{ICR} = \pm 12\text{ V}$	$T_A = 25^\circ\text{C}$	95			dB
			$T_A = \text{full range}$	74			
		$V_{CC} = \pm 5\text{ V}$ , $V_{ICR} = \pm 2.5\text{ V}$	$T_A = 25^\circ\text{C}$	100			
			$T_A = \text{full range}$	85			
$r_i$	Input resistance				1		M $\Omega$
$C_i$	Input capacitance				1.5		pF
<b>OUTPUT CHARACTERISTICS</b>							
$V_O$	Output voltage swing	$V_{CC} = \pm 15\text{ V}$ , $R_L = 250\ \Omega$		$\pm 12$	$\pm 12.9$		V
		$V_{CC} = \pm 5\text{ V}$ , $R_L = 150\ \Omega$		$\pm 3$	$\pm 3.5$		
		$V_{CC} = \pm 15\text{ V}$ , $R_L = 1\text{ k}\Omega$		$\pm 13$	$\pm 13.6$		
		$V_{CC} = \pm 5\text{ V}$ , $R_L = 1\text{ k}\Omega$		$\pm 3.4$	$\pm 3.8$		
$I_O$	Output current	$V_{CC} = \pm 15\text{ V}$ , $R_L = 10\ \Omega$		80	200		mA
		$V_{CC} = \pm 5\text{ V}$ , $R_L = 10\ \Omega$		50	160		
$R_O$	Output resistance <sup>(3)</sup>	Open-loop			5		$\Omega$
<b>POWER SUPPLY</b>							
$V_{CC}$	Supply voltage	Dual supply		$\pm 4.5$		$\pm 16.5$	V
		Single supply		9		33	
$I_{CC}$	Supply current (per amplifier)	$V_{CC} = \pm 15\text{ V}$	$T_A = 25^\circ\text{C}$	7.5	10		mA
			$T_A = \text{full range}$			11	
		$V_{CC} = \pm 5\text{ V}$	$T_A = 25^\circ\text{C}$	6.5	9		
			$T_A = \text{full range}$			10.5	
$PSRR$	Power-supply rejection ratio	$V_{CC} = \pm 5\text{ V}$ or $\pm 15\text{ V}$	$T_A = 25^\circ\text{C}$	95			dB
			$T_A = \text{full range}$	80			

 (1) Full-power bandwidth = slew rate / [ $\pi V_{O(P-P)}$ ].

(2) Slew rate is measured from an output level range of 25% to 75%.

 (3) Keep junction temperature less than the absolute maximum rating when the output is heavily loaded or shorted; see also [节 6.1](#).

## 6.7 Electrical Characteristics: THS4021 (DGN Package) and THS4022 (D and DGN Packages)

at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15\text{ V}$ ,  $R_L = 150\ \Omega$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>DYNAMIC PERFORMANCE</b>							
BW	Small-signal bandwidth (-3 dB)	Gain = 10	$V_{CC} = \pm 15\text{ V}$		350		MHz
			$V_{CC} = \pm 5\text{ V}$		280		
		Gain = 20	$V_{CC} = \pm 15\text{ V}$		80		
			$V_{CC} = \pm 5\text{ V}$		70		
	Bandwidth for 0.1-dB flatness	Gain = 10	$V_{CC} = \pm 15\text{ V}$		17		
Full-power bandwidth <sup>(1)</sup>		$V_{O(pp)} = 20\text{ V}$ , $V_{CC} = \pm 15\text{ V}$			3.7		
		$V_{O(pp)} = 5\text{ V}$ , $V_{CC} = \pm 5\text{ V}$			11.8		
SR	Slew rate <sup>(2)</sup>	Gain = 10	$V_{CC} = \pm 15\text{ V}$ , 10-V step		470		V/ $\mu\text{s}$
			$V_{CC} = \pm 5\text{ V}$ , 5-V step		370		
$t_s$	Settling time to 0.1%	Gain = -10	$V_{CC} = \pm 15\text{ V}$ , 5-V step		40		ns
			$V_{CC} = \pm 5\text{ V}$ , 2-V step		50		
	Settling time to 0.01%	Gain = -10	$V_{CC} = \pm 15\text{ V}$ , 5-V step		145		
			$V_{CC} = \pm 5\text{ V}$ , 2-V step		150		
<b>NOISE/DISTORTION PERFORMANCE</b>							
THD	Total harmonic distortion	$V_{O(pp)} = 2\text{ V}$ , $f = 1\text{ MHz}$ , gain = 2, $V_{CC} = \pm 15\text{ V}$	$R_L = 1\text{ k}\Omega$		-68		dBc
			$R_L = 1\text{ k}\Omega$		-77		
		$V_{O(pp)} = 2\text{ V}$ , $f = 1\text{ MHz}$ , gain = 2, $V_{CC} = \pm 5\text{ V}$	$R_L = 1\text{ k}\Omega$		-69		
			$R_L = 1\text{ k}\Omega$		-78		
$V_n$	Input voltage noise	$V_{CC} = \pm 5\text{ V}$ or $\pm 15\text{ V}$ , $f > 10\text{ kHz}$			1.5		nV/ $\sqrt{\text{Hz}}$
	Differential gain error	Gain = 2, NTSC, 40 IRE modulation, $\pm 100\text{ IRE}$ ramp	$V_{CC} = \pm 15$		0.02		%
			$V_{CC} = \pm 5\text{ V}$		0.02		
	Differential phase error	Gain = 2, NTSC, 40 IRE modulation, $\pm 100\text{ IRE}$ ramp	$V_{CC} = \pm 15$		0.08		°
			$V_{CC} = \pm 5\text{ V}$		0.06		
$X_T$	Channel-to-channel crosstalk (THS4022 only)	$V_{CC} = \pm 5\text{ V}$ or $\pm 15\text{ V}$ , $f = 1\text{ MHz}$			-60		dB
<b>DC PERFORMANCE</b>							
	Open-loop gain	$V_{CC} = \pm 15\text{ V}$ , $V_O = \pm 10\text{ V}$ , $R_L = 1\text{ k}\Omega$	$T_A = 25^\circ\text{C}$	40	60		V/mV
			$T_A = \text{full range}$	35			
		$V_{CC} = \pm 5\text{ V}$ , $V_O = \pm 2.5\text{ V}$ , $R_L = 250\ \Omega$	$T_A = 25^\circ\text{C}$	20	35		
			$T_A = \text{full range}$	15			
$V_{OS}$	Input offset voltage	$V_{CC} = \pm 5\text{ V}$ or $\pm 15\text{ V}$	$T_A = 25^\circ\text{C}$		0.5	2	mV
			$T_A = \text{full range}$			3	
	Offset voltage drift	$V_{CC} = \pm 5\text{ V}$ or $\pm 15\text{ V}$	$T_A = \text{full range}$		15		$\mu\text{V}/^\circ\text{C}$
$I_{IB}$	Input bias current	$V_{CC} = \pm 5\text{ V}$ or $\pm 15\text{ V}$	$T_A = 25^\circ\text{C}$		3	6	$\mu\text{A}$
			$T_A = \text{full range}$			6	
$I_{OS}$	Input offset current	$V_{CC} = \pm 5\text{ V}$ or $\pm 15\text{ V}$	$T_A = 25^\circ\text{C}$		30	250	nA
			$T_A = \text{full range}$			400	
	Input offset current drift	$T_A = \text{full range}$			0.3		nA/ $^\circ\text{C}$

## 6.7 Electrical Characteristics: THS4021 (DGN Package) and THS4022 (D and DGN Packages) (continued)

 at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 15\text{ V}$ ,  $R_L = 150\ \Omega$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>INPUT CHARACTERISTICS</b>							
$V_{ICR}$	Common-mode input voltage	$V_{CC} = \pm 15\text{ V}$		$\pm 13.8$	$\pm 14.3$		V
		$V_{CC} = \pm 5\text{ V}$		$\pm 3.8$	$\pm 4.3$		
CMRR	Common-mode rejection ratio	$V_{CC} = \pm 15\text{ V}$ , $V_{ICR} = \pm 12\text{ V}$ , $T_A = \text{full range}$		74	95		dB
$r_i$	Input resistance				1		M $\Omega$
$C_i$	Input capacitance				1.5		pF
<b>OUTPUT CHARACTERISTICS</b>							
$V_O$	Output voltage swing	$V_{CC} = \pm 15\text{ V}$ , $R_L = 250\ \Omega$		$\pm 12$	$\pm 12.5$		V
		$V_{CC} = \pm 5\text{ V}$ , $R_L = 150\ \Omega$		$\pm 3$	$\pm 3.3$		
		$V_{CC} = \pm 15\text{ V}$ , $R_L = 150\ \Omega$		$\pm 13$	$\pm 13.5$		
		$V_{CC} = \pm 5\text{ V}$ , $R_L = 150\ \Omega$		$\pm 3.4$	$\pm 3.8$		
$I_O$	Output current	$R_L = 20\ \Omega$	$V_{CC} = \pm 15\text{ V}$	80	100		mA
			$V_{CC} = \pm 5\text{ V}$	50	75		
$I_{SC}$	Short-circuit current <sup>(3)</sup>	$V_{CC} = \pm 15\text{ V}$			150		mA
$R_O$	Output resistance <sup>(3)</sup>	Open loop			13		$\Omega$
<b>POWER SUPPLY</b>							
$V_{CC}$	Supply voltage	Dual supply		$\pm 4.5$		$\pm 16.5$	V
		Single supply		9		33	
$I_{CC}$	Supply current (per amplifier)	$V_{CC} = \pm 15\text{ V}$	$T_A = 25^\circ\text{C}$		7.8	10	mA
			$T_A = \text{full range}$				
		$V_{CC} = \pm 5\text{ V}$	$T_A = 25^\circ\text{C}$		6.7	9	
			$T_A = \text{full range}$				
PSRR	Power-supply rejection ratio	$V_{CC} = \pm 5\text{ V}$ or $\pm 15\text{ V}$ , $T_A = \text{full range}$		80	95		dB







 (1) Full-power bandwidth = slew rate /  $2\pi V_{O(\text{Peak})}$ .

(2) Slew rate is measured from an output level range of 25% to 75%.

 (3) Keep junction temperature less than the absolute maximum rating when the output is heavily loaded or shorted; see also [节 6.1](#).

### 6.8 Typical Characteristics: THS4021 (D Package)

at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 5\text{ V}$ , gain = +10 V/V,  $R_L = 150\ \Omega$ , and  $R_F = 220\ \Omega$  (unless otherwise noted)



### 6.8 Typical Characteristics: THS4021 (D Package) (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 5\text{ V}$ , gain = +10 V/V,  $R_L = 150\ \Omega$ , and  $R_F = 220\ \Omega$  (unless otherwise noted)




图 6-7. Closed-Loop Output Impedance




图 6-8. Open-loop Gain and Phase Response




图 6-9. Power-Supply Rejection Ratio vs Frequency




图 6-10. Common-Mode Rejection Ratio vs Frequency




图 6-11. Input-Referred Voltage Noise vs Frequency










图 6-12. Input-Referred Current Noise vs Frequency

### 6.8 Typical Characteristics: THS4021 (D Package) (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 5\text{ V}$ , gain = +10 V/V,  $R_L = 150\ \Omega$ , and  $R_F = 220\ \Omega$  (unless otherwise noted)



### 6.8 Typical Characteristics: THS4021 (D Package) (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 5\text{ V}$ , gain = +10 V/V,  $R_L = 150\ \Omega$ , and  $R_F = 220\ \Omega$  (unless otherwise noted)




图 6-19. Total Harmonic Distortion vs Frequency




图 6-20. 1-V Step Response




图 6-21. 5-V Step Response




图 6-22. 10-V Step Response




图 6-23. Input Offset Voltage vs Ambient Temperature




图 6-24. Voltage Offset Distribution

### 6.8 Typical Characteristics: THS4021 (D Package) (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \pm 5\text{ V}$ , gain = +10 V/V,  $R_L = 150\ \Omega$ , and  $R_F = 220\ \Omega$  (unless otherwise noted)




图 6-25. Input Offset Current vs Ambient Temperature




图 6-26. Input Offset Current vs Ambient Temperature




图 6-27. Offset Voltage vs Output Voltage




图 6-28. Maximum Output Voltage Swing vs Ambient Temperature




图 6-29. Output Swing vs Load Current




图 6-30. Supply Current vs Ambient Temperature



### 6.9 Typical Characteristics: THS4021 (DGN Package) and THS4022 (D and DGN Packages)




图 6-31. Crosstalk vs Frequency




图 6-32. Open Loop Gain and Phase Response vs Frequency




图 6-33. Total Harmonic Distortion vs Frequency




图 6-34. Distortion vs Output Voltage




图 6-35. Distortion vs Output Voltage




图 6-36. Distortion vs Frequency

### 6.9 Typical Characteristics: THS4021 (DGN Package) and THS4022 (D and DGN Packages) (continued)




图 6-37. Distortion vs Frequency




图 6-38. Distortion vs Frequency




图 6-39. Distortion vs Frequency




图 6-40. Output Amplitude vs Frequency




图 6-41. Output Amplitude vs Frequency




图 6-42. Output Amplitude vs Frequency

### 6.9 Typical Characteristics: THS4021 (DGN Package) and THS4022 (D and DGN Packages) (continued)




图 6-43. Output Amplitude vs Frequency




图 6-44. 1-V Step Response




图 6-45. 5-V Step Response




图 6-46. 1-V Step Response




图 6-47. 10-V Step Response




图 6-48. Input Offset Voltage vs Free-air Temperature

### 6.9 Typical Characteristics: THS4021 (DGN Package) and THS4022 (D and DGN Packages) (continued)




图 6-49. Input Bias Current vs Free-air Temperature




图 6-50. Output Voltage vs Supply Voltage




图 6-51. Common-mode Input Voltage vs Supply Voltage




图 6-52. Output Voltage vs Free-air Temperature




图 6-53. Supply Current vs Supply Voltage




图 6-54. Voltage and Current Noise vs Frequency

### 6.9 Typical Characteristics: THS4021 (DGN Package) and THS4022 (D and DGN Packages) (continued)




图 6-55. Power Supply Rejection Ratio vs Frequency




图 6-56. Common Mode Rejection Ratio vs Frequency

## 7 Detailed Description

### 7.1 Overview

The THS402x are high-speed operational amplifiers configured in a decompensated voltage-feedback architecture. The THS402x are stable with gain configurations of 10 V/V or greater. These amplifiers are built using a greater than 30-V, complementary, bipolar process with NPN and PNP transistors possessing an  $f_T$  of several GHz. This configuration results in exceptionally high-performance amplifiers with wide bandwidth, high slew rate, fast settling time, and low distortion.

### 7.2 Functional Block Diagram




图 7-1. THS4021: Single Channel




图 7-2. THS4022: Dual Channel




图 7-3. THS4021 Simplified Schematic

S0276-01

## 7.3 Feature Description

### 7.3.1 Offset Nulling

The THS402x have a very low input offset voltage for high-speed amplifiers. However, if additional correction is required, an offset nulling function has been provided on the THS4021. To adjust the input offset voltage, place a potentiometer between pin 1 and pin 8 of the device, and tie the wiper to the negative supply. 图 7-4 shows this feature.




图 7-4. Offset Nulling Schematic

## 7.4 Device Functional Modes

The THS402x family has a single functional mode and can be used with both single-supply or split power-supply configurations. The power-supply voltage must be greater than 9 V ( $\pm 4.5$  V) and less than 33 V ( $\pm 16.5$  V).

## 8 Application and Implementation

### 备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

### 8.1 Application Information

#### 8.1.1 Driving a Capacitive Load

The THS402x are internally compensated to maximize bandwidth and slew-rate performance. To maintain stability, take additional precautions when driving capacitive loads with a high-performance amplifier. As a result of the internal compensation, significant capacitive loading directly on the output node decreases the device phase margin, and potentially lead to high-frequency ringing or oscillations. Therefore, for capacitive loads greater than 10 pF, place an isolation resistor in series with the output of the amplifier. 图 8-1 shows this configuration. For most applications, a minimum resistance of 20  $\Omega$  is recommended. In 75- $\Omega$  transmission systems, setting the series resistor value to 75  $\Omega$  is a beneficial choice because this value isolates any capacitance loading and provides source impedance matching.




图 8-1. Driving a Capacitive Load

#### 8.1.2 General Configuration

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. 图 8-2 shows how the simplest way to accomplish this limiting is to place an RC filter at the noninverting pin of the amplifier.




图 8-2. Single-Pole Low-Pass Filter

### 8.2 Power Supply Recommendations

The THS402x devices are designed to operate on power supplies ranging from  $\pm 4.5$  V to  $\pm 16$  V (single-ended supplies of 9 V to 32 V). Use a power-supply accuracy of 5% or better. When operated on a board with high-



speed digital signals, make sure to provide isolation between digital signal noise and the analog input pins. The THS4021 and THS4022 are connected to the positive power supply ( $V_{CC+}$ ) through pin 7 and pin 8, respectively. Both devices use pin 4 for the negative power supply ( $V_{CC-}$ ). Decouple each supply pin to GND as close to the device as possible.

## 8.3 Layout

### 8.3.1 Layout Guidelines

To achieve the levels of high-frequency performance of the THS402x, follow proper printed-circuit board (PCB), high-frequency design techniques. The following is a general set of guidelines. In addition, a THS402x evaluation board is available to use as a guide for layout or for evaluating the device performance.

- **Ground planes**—make sure that the ground plane used on the board provides all components with a low-inductive ground connection. However, in the areas of the amplifier inputs and output, the ground plane can be removed to minimize stray capacitance.
- **Proper power-supply decoupling**—use a 6.8- $\mu$ F tantalum capacitor in parallel with a 0.1- $\mu$ F ceramic capacitor on each supply pin. Sharing the tantalum capacitor among several amplifiers is possible depending on the application, but always use a 0.1- $\mu$ F ceramic capacitor on the supply pin of every amplifier. In addition, place the 0.1- $\mu$ F capacitor as close as possible to the supply pin. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. Strive for distances of less than 0.1 inch (2.54 mm) between the device power pins and the ceramic capacitors.
- **Short trace runs or compact part placements**—optimum high-frequency performance is achieved when stray series inductance has been minimized. To realize this, make the circuit layout as compact as possible, thereby minimizing the length of all trace runs. Pay particular attention to the inputs of the amplifier, keeping the trace lengths as short as possible. This layout helps to minimize stray capacitance at the input of the amplifier.


### 8.3.1.1 General PowerPAD™ Integrated Circuit Package Design Considerations

The THS402x is available in a thermally-enhanced DGN package, which is a member of the PowerPAD™ integrated circuit package family. 图 8-3 a and 图 8-3 b show that this package is constructed using a downset leadframe upon which the die is mounted. 图 8-3 c that this arrangement results in the leadframe being exposed as a thermal pad on the underside of the package. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD integrated circuit package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD integrated circuit package represents a breakthrough in combining the small area and ease of assembly of the surface mount with the previously awkward mechanical methods of heat sinking.


More complete details of the PowerPAD installation process and thermal management techniques are found in [PowerPAD Thermally-Enhanced Package](#). This document is found on the TI website ([www.ti.com](http://www.ti.com)) by searching on the keyword PowerPAD. The document can also be ordered through your local TI sales office; refer to SLMA002 when ordering.




NOTE: The thermal pad (PowerPAD integrated circuit package) is electrically isolated from all other pins and can be connected to any potential from  $V_{CC-}$  to  $V_{CC+}$ . Typically, the thermal pad is connected to the ground plane because this plane tends to physically be the largest and is able to dissipate the most amount of heat.

图 8-3. Views of Thermally-enhanced DGN Package

### 8.3.2 Layout Example



S0282-01



**图 8-4. Layout Recommendations**

## 9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Noise Analysis in Operational Amplifier Circuits](#) application report
- Texas Instruments, [PowerPAD Thermally Enhanced Package](#) application report
- Texas Instruments, [THS4021 High-Speed Operational Amplifier Evaluation Module user's guide](#)
- Texas Instruments, [THS4022 Dual High-Speed Operational Amplifier Evaluation Module user's guide](#)

### 9.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](https://www.ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 9.3 支持资源

[TI E2E™ 支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

### 9.4 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments.

所有商标均为其各自所有者的财产。

### 9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 9.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
THS4021CD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4021C	<a href="#">Samples</a>
THS4021CDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ACK	<a href="#">Samples</a>
THS4021CDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ACK	<a href="#">Samples</a>
THS4021ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	4021I	<a href="#">Samples</a>
THS4021IDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACL	<a href="#">Samples</a>
THS4021IDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACL	<a href="#">Samples</a>
THS4021IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	4021I	<a href="#">Samples</a>
THS4022CD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4022C	<a href="#">Samples</a>
THS4022CDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ACA	<a href="#">Samples</a>
THS4022CDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ACA	<a href="#">Samples</a>
THS4022ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	4022I	<a href="#">Samples</a>
THS4022IDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	Call TI   NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACB	<a href="#">Samples</a>
THS4022IDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	Call TI   NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACB	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS4021CDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4021IDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4021IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS4022CDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS4021CDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
THS4021IDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
THS4021IDR	SOIC	D	8	2500	350.0	350.0	43.0
THS4022CDGNR	HVSSOP	DGN	8	2500	350.0	350.0	43.0



**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
THS4021CD	D	SOIC	8	75	505.46	6.76	3810	4
THS4021ID	D	SOIC	8	75	505.46	6.76	3810	4
THS4022CD	D	SOIC	8	75	505.46	6.76	3810	4
THS4022CDGN	DGN	HVSSOP	8	80	331.47	6.55	3000	2.88
THS4022ID	D	SOIC	8	75	505.46	6.76	3810	4
THS4022IDGN	DGN	HVSSOP	8	80	331.47	6.55	3000	2.88

## GENERIC PACKAGE VIEW

**DGN 8**

**PowerPAD VSSOP - 1.1 mm max height**

3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4225482/A



4225481/A 11/2019

NOTES:

PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

# EXAMPLE BOARD LAYOUT

DGN0008D

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 15X



4225481/A 11/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

# EXAMPLE STENCIL DESIGN

DGN0008D

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



**SOLDER PASTE EXAMPLE**  
 EXPOSED PAD 9:  
 100% PRINTED SOLDER COVERAGE BY AREA  
 SCALE: 15X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	1.76 X 2.11
0.125	1.57 X 1.89 (SHOWN)
0.15	1.43 X 1.73
0.175	1.33 X 1.60

4225481/A 11/2019

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed  $.006$  [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2023，德州仪器 (TI) 公司