



Wideband Operational Amplifier

FEATURES

- **Wide Bandwidth:** 3 GHz
- **High Slew Rate:** 830 V/ μ s
- **Low Voltage Noise:** 2.4 nV/ $\sqrt{\text{Hz}}$
- **Single Supply:** 5 V, 3 V
- **Quiescent Current:** 18 mA

APPLICATIONS

- **Active Filter**
- **ADC Driver**
- **Ultrasound**
- **Gamma Camera**
- **RF/Telecom**



DESCRIPTION

The THS4304 is a wideband, voltage-feedback operational amplifier designed for use in high-speed analog signal-processing chains operating with a single 5-V power supply. Developed in the BiCom3 silicon germanium process technology, the THS4304 offers best-in-class performance using a single 5-V supply as opposed to previous generations of operational amplifiers requiring ± 5 -V supplies.

The THS4304 is a traditional voltage-feedback topology that provides the following benefits: balanced inputs, low offset voltage and offset current, low offset drift, high common mode and power supply rejection ratio.

The THS4304 is offered in 8-pin MSOP package (DGK), the 8-pin SOIC package (D), and the space-saving 5-pin SOT-23 package (DBV).

DIFFERENTIAL ADC DRIVE




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

PINOUT DRAWING



NOTE: NC indicates there is no internal connection to these pins.

PACKAGING / ORDERING INFORMATION

PACKAGED DEVICES	PACKAGE TYPE	PACKAGE MARKINGS	TRANSPORT MEDIA, QUANTITY
THS4304DBVT	SOT-23-5	AKW	Tape and Reel, 250
THS4304DBVR			Tape and Reel, 3000
THS4304D	SOIC-8	—	Rails, 75
THS4304DR			Tape and Reel, 2500
THS4304DGK	MSOP-8	AKU	Rails, 100
THS4304DGKR			Tape and Reel, 2500

DISSIPATION RATINGS

PACKAGE	θ_{JC} (°C/W)	θ_{JA} (°C/W) ⁽¹⁾	POWER RATING ⁽²⁾	
			$T_A \leq 25^\circ\text{C}$	$T_A = 85^\circ\text{C}$
DBV (5)	55	255.4	391 mW	156 mW
D (8)	38.3	97.5	1.02 W	410 mW
DGK (8)	71.5	180.8	553 mW	221 mW

- (1) This data was taken using the JEDEC standard High-K test PCB.
- (2) Power rating determined with a junction temperature of 125°C. This is the point where distortion starts to substantially increase. Thermal management of the final PCB should strive to keep the junction temperature at or below 125°C for best performance and long-term reliability.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		UNIT
V_S	Supply voltage	+6.0 V
V_I	Input voltage	$\pm V_S$
I_O	Output current	150 mA
V_{ID}	Differential input voltage	± 2 V
Continuous power dissipation		See Dissipation Rating Table
T_J	Maximum junction temperature, any condition ⁽²⁾	150°C
	Operating free-air temperature range, continuous operation, long-term reliability ⁽²⁾	125°C
T_{stg}	Storage temperature range	–65°C to 150°C
Lead temperature: 1,6 mm (1/16 inch) from case for 10 seconds		300°C
ESD Ratings	HBM	1600 V
	CDM	1000 V
	MM	100 V

- (1) The absolute maximum ratings under any condition is limited by the constraints of the silicon process. Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
- (2) The maximum junction temperature for continuous operation is limited by package constraints. Operation above this temperature may result in reduced reliability and/or lifetime of the device.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage, (V_{S+} and V_{S-})	Dual supply	± 1.35	± 2.5	V
	Single supply	2.7	5	
Input common-mode voltage range		$V_{S-} - 0.2$	$V_{S+} + 0.2$	V

ELECTRICAL CHARACTERISTICS

Specifications: $V_S = 5\text{ V}$; $R_F = 249\ \Omega$, $R_L = 100\ \Omega$, and $G = +2$ unless otherwise noted

PARAMETER	CONDITIONS	TYP	OVER TEMPERATURE				UNITS	MIN/ MAX	TEST LEVEL ⁽¹⁾	
		25°C	25°C	0°C to 70°C	-40°C to 85°C					
AC PERFORMANCE										
Small-Signal Bandwidth	$G = +1, V_O = 100\text{ mVpp}$	3					GHz	Typ	C	
	$G = +2, V_O = 100\text{ mVpp}$	1					GHz	Typ	C	
	$G = +5, V_O = 100\text{ mVpp}$	187					MHz	Typ	C	
	$G = +10, V_O = 100\text{ mVpp}$	87					MHz	Typ	C	
Gain Bandwidth Product	$G > +10$	870					MHz	Typ	C	
0.1-dB Flat Bandwidth	$G = +2, V_O = 100\text{ mVpp}$, $C_F = 0.5\text{ pF}$	300					MHz	Typ	C	
Large-Signal Bandwidth	$G = +2, V_O = 2\text{ Vpp}$	240					MHz	Typ	C	
Slew Rate	$G = +2, V_O = 1\text{-V Step}$	830					V/ μs	Typ	C	
	$G = +2, V_O = 2\text{-V Step}$	790					V/ μs	Typ	C	
Settling Time to 1%	$G = -2, V_O = 2\text{-V Step}$	4.5					ns	Typ	C	
Settling Time to 0.1%	$G = -2, V_O = 2\text{-V Step}$	7.5					ns	Typ	C	
Settling Time to 0.01%	$G = -2, V_O = 2\text{-V Step}$	35					ns	Typ	C	
Rise / Fall Times	$G = +2, V_O = 2\text{-V Step}$	2.5					ns	Typ	C	
Harmonic Distortion										
Second Harmonic Distortion	$G = +2,$ $V_O = 2\text{ Vpp},$ $f = 10\text{ MHz}$	$R_L = 100\ \Omega$	-84					dBc	Typ	C
		$R_L = 1\text{ k}\Omega$	-95					dBc	Typ	C
Third Harmonic Distortion		$R_L = 100\ \Omega$	-100					dBc	Typ	C
		$R_L = 1\text{ k}\Omega$	-100					dBc	Typ	C
Third-Order Intermodulation Distortion (IMD ₃)	$G = +2, V_O = 2\text{-Vpp}$ envelope, 200-kHz tone spacing,	-84					dBc	Typ	C	
Third-Order Output Intercept (OIP ₃)	$f = 20\text{ MHz}$	48					dBm	Typ	C	
Noise Figure	$G = +2, f = 1\text{ GHz}$	15					dB	Typ	C	
Input Voltage Noise	$f = 1\text{ MHz}$	2.4					nV/ $\sqrt{\text{Hz}}$	Typ	C	
Input Current Noise	$f = 1\text{ MHz}$	2.1					pA/ $\sqrt{\text{Hz}}$	Typ	C	
DC PERFORMANCE										
Open-Loop Voltage Gain (A _{OL})	$V_O = \pm 0.8\text{ V}, V_{CM} = 2.5\text{ V}$	65	54	50	50		dB	Min	A	
Input Offset Voltage	$V_{CM} = 2.5\text{ V}$	0.5	4	5	5		mV	Max	A	
Input Offset Voltage Drift					5	5		$\mu\text{V}/^\circ\text{C}$	Typ	B
Input Bias Current		7	12	18	18		μA	Max	A	
Input Bias Current Drift					50	50		nA/ $^\circ\text{C}$	Typ	B
Input Offset Current		0.5	1	1.2	1.2		μA	Max	A	
Input Offset Current Drift					10	10		nA/ $^\circ\text{C}$	Typ	B
INPUT CHARACTERISTICS										
Common-Mode Input Range		-0.2 to 5.2	0.2 to 4.8	0.4 to 4.6	0.4 to 4.6		V	Min	A	
Common-Mode Rejection Ratio	$V_O = \pm 0.2\text{ V}, V_{CM} = 2.5\text{ V}$	95	80	73	73		dB	Min	A	
Input Resistance	Each input, referenced to GND	100					k Ω	Typ	C	
Input Capacitance		1.5					pF	Typ	C	

(1) Test levels: (A) 100% tested at 25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

ELECTRICAL CHARACTERISTICS (continued)

Specifications: $V_S = 5\text{ V}$; $R_F = 249\ \Omega$, $R_L = 100\ \Omega$, and $G = +2$ unless otherwise noted

PARAMETER	CONDITIONS	TYP	OVER TEMPERATURE				UNITS	MIN/ MAX	TEST LEVEL ⁽¹⁾
		25°C	25°C	0°C to 70°C	-40°C to 85°C				
OUTPUT CHARACTERISTICS									
Output Voltage Swing	$R_L = 100\ \Omega$	1.1 to 3.9	1.2 to 3.8	1.3 to 3.7	1.3 to 3.7	V	Min	A	
	$R_L = 1\ \text{k}\Omega$	1 to 4	1.1 to 3.9	1.2 to 3.8	1.2 to 3.8				
Output Current (Sourcing)	$R_L = 10\ \Omega$	140	100	57	57	mA	Min	A	
Output Current (Sinking)	$R_L = 10\ \Omega$	92	65	40	40	mA	Min	A	
Output Impedance	$f = 100\ \text{kHz}$	0.016				Ω	Typ	A	
POWER SUPPLY									
Maximum Operating Voltage		5	5.5	5.5	5.5	V	Max	A	
Minimum Operating Voltage		5	2.7	2.7	2.7		Min		
Maximum Quiescent Current		18	18.9	19.4	19.4	mA	Max	A	
Minimum Quiescent Current		18	17.5	16.6	16.6	mA	Min	A	
Power Supply Rejection (+PSRR)	$V_{S+} = 5.5\ \text{V}$ to $4.5\ \text{V}$, $V_{S-} = 0\ \text{V}$	80	73	66	66	dB	Min	A	
Power Supply Rejection (-PSRR)	$V_{S+} = 5\ \text{V}$, $V_{S-} = -0.5\ \text{V}$ to $+0.5\ \text{V}$	60	57	54	54	dB	Min	A	

ELECTRICAL CHARACTERISTICS

Specifications: $V_S = 3\text{ V}$; $R_F = 249\ \Omega$, $R_L = 499\ \Omega$, and $G = +2$ unless otherwise noted

PARAMETER	CONDITIONS	TYP	OVER TEMPERATURE				UNITS	MIN/ MAX	TEST LEVEL ⁽¹⁾	
		25°C	25°C	0°C to 70°C	-40°C to 85°C					
AC PERFORMANCE										
Small-Signal Bandwidth	$G = +1, V_O = 100\text{ mVpp}$	3					GHz	Typ	C	
	$G = +2, V_O = 100\text{ mVpp}$	900					MHz	Typ	C	
	$G = +5, V_O = 100\text{ mVpp}$	190					MHz	Typ	C	
	$G = +10, V_O = 100\text{ mVpp}$	83					MHz	Typ	C	
Gain Bandwidth Product	$G > +10$	830					MHz	Typ	C	
Large-Signal Bandwidth	$G = +2, V_O = 1\text{ Vpp}$	450					MHz	Typ	C	
Slew Rate	$G = +2, V_O = 1\text{-V Step}$	750					V/ μs	Typ	C	
	$G = +2, V_O = 1\text{-V Step}$	675					V/ μs	Typ	C	
Settling Time to 1%	$G = -2, V_O = 0.5\text{-V Step}$	4.5					ns	Typ	C	
Settling Time to 0.1%	$G = -2, V_O = 0.5\text{-V Step}$	20					ns	Typ	C	
Rise / Fall Times	$G = +2, V_O = 0.5\text{-V Step}$	1.5					ns	Typ	C	
Harmonic Distortion										
Second Harmonic Distortion	$G = +2, V_O = 0.5\text{ Vpp}, f = 10\text{ MHz}$ $R_L = 499\ \Omega$	-92					dBc	Typ	C	
Third Harmonic Distortion		-91					dBc	Typ	C	
Noise Figure	$G = +2, f = 1\text{ GHz}$	15					dB	Typ	C	
Input Voltage Noise	$f = 1\text{ MHz}$	2.4					nV/ $\sqrt{\text{Hz}}$	Typ	C	
Input Current Noise	$f = 1\text{ MHz}$	2.1					pA/ $\sqrt{\text{Hz}}$	Typ	C	
DC PERFORMANCE										
Open-Loop Voltage Gain (A_{OL})	$V_O = \pm 0.5\text{ V}, V_{CM} = 1.5\text{ V}$	49	44				dB	Min	A	
Input Offset Voltage	$V_{CM} = 1.5\text{ V}$	2	4	5	5		mV	Max	A	
Input Offset Voltage Drift					5	5		$\mu\text{V}/^\circ\text{C}$	Typ	B
Input Bias Current			7	12	18	18		μA	Max	A
Input Bias Current Drift					50	50		nA/ $^\circ\text{C}$	Typ	B
Input Offset Current			0.4	1	1.2	1.2		μA	Max	A
Input Offset Current Drift					10	10		nA/ $^\circ\text{C}$	Typ	B
INPUT CHARACTERISTICS										
Common-Mode Input Range		-0.2 to 3.2	0.2 to 2.8	0.4 to 2.6	0.4 to 2.6		V	Min	A	
Common-Mode Rejection Ratio	$V_O = \pm 0.09\text{ V}, V_{CM} = 1.5\text{ V}$	92	80	70	70		dB	Min	A	
Input Resistance	Each input, referenced to GND	100					k Ω	Typ	C	
Input Capacitance		1.5					pF	Typ	C	

(1) Test levels: (A) 100% tested at 25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

ELECTRICAL CHARACTERISTICS (continued)

Specifications: $V_S = 3\text{ V}$; $R_F = 249\ \Omega$, $R_L = 499\ \Omega$, and $G = +2$ unless otherwise noted

PARAMETER	CONDITIONS	TYP	OVER TEMPERATURE				UNITS	MIN/ MAX	TEST LEVEL ⁽¹⁾
		25°C	25°C	0°C to 70°C	-40°C to 85°C				
OUTPUT CHARACTERISTIC									
Output Voltage Swing	$R_L = 100\ \Omega$	1.1 to 1.9	1.2 to 1.8	1.3 to 1.7	1.3 to 1.7	V	Min	A	
	$R_L = 1\ \text{k}\Omega$	1 to 2	1.1 to 1.9	1.2 to 1.8	1.2 to 1.8				
Output Current (Sourcing)	$R_L = 10\ \Omega$	57	50	40	40	mA	Min	A	
Output Current (Sinking)	$R_L = 10\ \Omega$	57	45	35	35	mA	Min	A	
Output Impedance	$f = 100\ \text{kHz}$	0.016				Ω	Typ	A	
POWER SUPPLY									
Maximum Operating Voltage		3	5.5	5.5	5.5	V	Max	A	
Minimum Operating Voltage		3	2.7	2.7	2.7		Min		
Maximum Quiescent Current		17.2	17.9	18.4	18.4	mA	Max	A	
Minimum Quiescent Current		17.2	16.5	15.6	15.6	mA	Min	A	
Power Supply Rejection (+PSRR)	$V_{S+} = 3.3\text{ V to } 2.7\text{ V}$, $V_{S-} = 0\text{ V}$	80	60	54	54	dB	Min	A	
Power Supply Rejection (-PSRR)	$V_{S+} = 5\text{ V}$, $V_{S-} = -0.5\text{ V to } +0.5\text{ V}$	60	55	52	52	dB	Min	A	

TYPICAL CHARACTERISTICS

Table of Graphs

		FIGURE
5 V		
	Frequency response	1–3, 5, 6
	0.1-dB Flatness	4
	Frequency response by package	7
	S-Parameters	8
	2nd Harmonic distortion	9, 11
	3rd Harmonic distortion	10, 12
	2nd Harmonic distortion	13
	3rd Harmonic distortion	14
IMD ₃	3rd Order intermodulation distortion	15
OIP ₃	3rd Order output intercept point	16
SR	Slew rate	17
V _n /I _n	Noise	18
	Noise figure	19
I _q	Quiescent current	20
	Rejection ratio	21
V _O	Output voltage	22
V _{OS}	Input offset voltage	23
I _{IB}	Input bias and offset current	24
V _{OS}	Input offset voltage	25
	Open-loop gain	26
V _O	Small-signal transient response	27
V _O	Large-signal transient response	28
V _O	Settling time	29
V _O	Overdrive recovery time	30
Z _O	Output impedance	31
3 V		
	Frequency response	32–35
	2nd Harmonic distortion	36
	3rd Harmonic distortion	37
	Harmonic Distortion	38
SR	Slew rate	39
V _O	Settling time	40
V _O	Output voltage	41
I _{IB}	Input bias and offset current	42
V _{OS}	Input offset voltage	43
V _O	Large-signal transient response	44
V _O	Overdrive recovery time	45
Z _O	Output impedance	46

TYPICAL CHARACTERISTICS (5 V)




Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.




Figure 9.

TYPICAL CHARACTERISTICS (5 V) (continued)




Figure 10.




Figure 11.




Figure 12.




Figure 13.




Figure 14.




Figure 15.




Figure 16.




Figure 17.




Figure 18.

TYPICAL CHARACTERISTICS (5 V) (continued)




Figure 19.




Figure 20.




Figure 21.




Figure 22.




Figure 23.




Figure 24.




Figure 25.




Figure 26.




Figure 27.

TYPICAL CHARACTERISTICS (5 V) (continued)




Figure 28.




Figure 29.




Figure 30.




Figure 31.

TYPICAL CHARACTERISTICS (3 V)




Figure 32.




Figure 33.




Figure 34.




Figure 35.




Figure 36.




Figure 37.




Figure 38.




Figure 39.




Figure 40.

TYPICAL CHARACTERISTICS (3 V) (continued)

OUTPUT VOLTAGE
vs
LOAD RESISTANCE




Figure 41.

INPUT BIAS AND
OFFSET CURRENT
vs
CASE TEMPERATURE




Figure 42.

INPUT OFFSET VOLTAGE
vs
CASE TEMPERATURE




Figure 43.

LARGE-SIGNAL
TRANSIENT RESPONSE




Figure 44.

OVERDRIVE RECOVERY TIME




Figure 45.

OUTPUT IMPEDANCE
vs
FREQUENCY




Figure 46.

APPLICATION INFORMATION

For many years, high-performance analog design has required the generation of split power supply voltages, like ± 15 V, ± 8 V, and more recently ± 5 V, in order to realize the full performance of the amplifiers available. Modern trends in high-performance analog are moving towards single-supply operation at 5 V, 3 V, and lower. This reduces power supply cost due to less voltages being generated and conserves energy in low power applications. It can also take a toll on available dynamic range, a valuable commodity in analog design, if the available voltage swing of the signal must also be reduced.

Two key figures of merit for dynamic range are signal-to-noise ratio (SNR) and spurious free dynamic range (SFDR).

SNR is simply the signal level divided by the noise:

$$\text{SNR} = \frac{\text{Signal}}{\text{Noise}}$$

and SFDR is the signal level divided by the highest spur:

$$\text{SFDR} = \frac{\text{Signal}}{\text{Spur}}$$

In an operational amplifier, reduced supply voltage typically results in reduced signal levels due to lower voltage available to operate the transistors within the amplifier. When noise and distortion remain constant, the result is a commensurate reduction in SNR and SFDR. To regain dynamic range, the process and the architecture used to make the operational amplifier must have superior noise and distortion performance with lower power supply overhead required for proper transistor operation.

The THS4304 BiCom3 operational amplifier is just such a device. It is able to provide 2-V_{pp} signal swing at its output on a single 5-V supply with noise and distortion performance similar to the best 10-V operational amplifiers on the market today

GENERAL APPLICATION

The THS4304 is a traditional voltage-feedback topology with wideband performance up to 3 GHz at unity gain. Care must be taken to ensure that parasitic elements do not erode the phase margin.

Capacitance at the output and inverting input, and resistance and inductance in the feedback path, can cause problems.

To reduce parasitic capacitance, the ground plane should be removed from under the part.

To reduce inductance in the feedback, the circuit traces should be kept as short and direct as possible. For best performance in non-inverting unity gain ($G=+1V/V$), it is recommended to use a wide trace directly between the output and inverting input.

For a gain of $+2V/V$, it is recommended to use a 249- Ω feedback resistor. With good layout, this should keep the frequency response peaking to around 2 dB. This resistance is high enough to not load the output excessively, and the part is capable of driving 100- Ω load with good performance. Higher-value resistors can be used, with more peaking. For example, 499 Ω gives about 5 dB of peaking, and gives slightly better distortion performance with 100- Ω load. Lower value feedback resistors can also be used to reduce peaking, but degrades the distortion performance with heavy loads.

Power supply bypass capacitors are required for proper operation. The most critical are 0.1- μF ceramic capacitors; these should be placed as close to the part as possible. Larger bulk capacitors can be shared with other components in the same area as the operational amplifier.

HARMONIC DISTORTION

For best second harmonic (HD₂), it is important to use a single-point ground between the power supply bypass capacitors when using a split supply. It is also recommended to use a single ground or reference point for input termination and gain-setting resistors (R₈ and R₁₁ in the non-inverting circuit). It is recommended to follow the EVM layout closely in your application.

APPLICATION INFORMATION (continued)

SOT-23 versus MSOP

With light loading of 500-Ω and higher resistance, the THS4304 shows HD2 that is not dependant of package. With heavy output loading of 100 Ω, the THS4304 in SOT-23 package shows about 6 dB better HD2 performance versus the MSOP package.

EVALUATION MODULES

The THS4304 has two evaluation modules (EVMS) available. One is for the MSOP (DGK) package and the other for the SOT-23 (DBV) package. These provide a convenient platform for evaluating the performance of the part and building various different circuits. The full schematics, board layout, and bill of materials (as supplied) for the boards are shown in the following illustrations.




Figure 47. EVM Full Schematic

APPLICATION INFORMATION (continued)
EVM BILL OF MATERIALS

THS4304 EVM ⁽¹⁾						
Item	Description	SMD Size	Reference Designator	PCB Quantity	Manufacturer's Part Number	Distributor's Part Number
1	Bead, ferrite, 3-A, 80-Ω	1206	FB1, FB2	2	(STEWARD) HI1206N800R-00	(DIGI-KEY) 240-1010-1-ND
2	Capacitor, 3.3-μF, Ceramic	1206	C1, C2	2	(AVX) 1206YG335ZAT2A	(GARRETT) 1206YG335ZAT2A
3	Capacitor, 0.1-μF, Ceramic	0603	C4, C5	2	(AVX) 0603YC104KAT2A	(GARRETT) 0603YC104KAT2A
4	Open	0603	C3, C6 ⁽²⁾	2		
5	Open	0603	R1, R3, R6, R9, R12 ⁽³⁾	5		
6	Resistor, 0-Ω, 1/10-W, 1%	0603	C7, C8, C9, C10	4	(KOA) RK73Z1JTDD	(GARRETT) RK73Z1JTDD
7	Resistor, 49.9-Ω, 1/10-W, 1%	0603	R2, R11	2	(KOA) RK73H1JLTD49R9F	(GARRETT) RK73H1JLTD49R9F
8	Resistor, 249-Ω, 1/10-W, 1%	0603	R7, R8	2	(KOA) RK73H1JLTD2490F	(GARRETT) RK73H1JLTD2490F
9	Jack, banana receptacle, 0.25-in. diameter hole		J3, J4, J5, J6	4	(HH SMITH) 101	(NEWARK) 35F865
10	Test point, black		TP1	1	(KEYSTONE) 5001	(DIGI-KEY) 5001K-ND
11	Connector, edge, SMA PCB jack		J1, J2	2	(JOHNSON) 142-0701-801	(NEWARK) 90F2624
12	Integrated Circuit, THS4304		U1	1	(TI) THS4304DGK, or (TI) THS4304DBV	
13	Standoff, 4-40 HEX, 0.625-in. Length			4	(KEYSTONE) 1808	(NEWARK) 89F1934
14	Screw, Phillips, 4-40, 0.250-in.			4	SHR-0440-016-SN	
15	Board, printed-circuit			1	(TI) THS4304DGK ENG A, or (TI) THS4304DBV ENG A	

(1) NOTE: All items are designated for both the DBV and DGK EVMs unless otherwise noted.

(2) C6 used on DGK EVM only.

(3) R12 used on DBV EVM only.




Figure 48. THS4304DGK EVM Layout Top and L2




Figure 49. THS4304DGK EVM Layout Bottom and L3




Figure 50. THS4304DBV EVM Layout Top and L2




Figure 51. THS4304DBV EVM Layout Bottom and L3

NON-INVERTING GAIN WITH SPLIT SUPPLY

The following schematic shows how to configure the operational amplifier for non-inverting gain with split power supply ($\pm 2.5V$). This is how the EVM is supplied from TI. This configuration is convenient for test purposes because most signal generators and analyzer are designed to use ground-referenced signals by default. Note the input and output provides 50- Ω termination.




Figure 52. Non-Inverting Gain with Split Power Supply

INVERTING GAIN WITH SPLIT POWER SUPPLY

The following schematic shows how to configure the operational amplifier for inverting gain of 1 (-1 V/V) with split power supply (± 2.5 V). Note the input and output provides 50- Ω termination for convenient interface to common test equipment.




Figure 53. Inverting Gain with Split Power Supply

NON-INVERTING SINGLE-SUPPLY OPERATION

The THS4304 EVM can easily be configured for single 5-V supply operation, as shown in the following schematic, with no change in performance. This circuit passes dc signals at the input, so care must be taken to reference (or bias) the input signal to mid-supply.

If dc operation is not required, the amplifier can be ac coupled by inserting a capacitor in series with the input (C7) and output (C9).




Figure 54. Non-Inverting 5-V Single-Supply Amplifier

DIFFERENTIAL ADC DRIVE AMPLIFIER

The circuit shown in Figure 54 is adapted as shown in Figure 55 to provide a high-performance differential amplifier drive circuit for use with high-performance ADCs, like the ADS5500 (14-bit 125-MSP ADC). For testing purposes, the circuit uses a transformer to convert the signal from a single-ended source to differential. If the input signal source in your application is differential and biased to mid-rail, no transformer is required.

The circuit employs two amplifiers to provide a differential signal path to the ADS5500. A resistor divider (two 10-k Ω resistors) is used to obtain a mid-supply reference voltage of 2.5 V (V_{REF}) (the same as shown in the single-supply circuit of Figure 54). Applying this voltage to the one side of R_G and to the positive input of the operational amplifier (via the center-tap of the transformer) sets the input and output common-mode voltage of the operational amplifiers to mid-rail to optimize their performance. The ADS5500 requires an input common-mode voltage of 1.5 V. Due to the mismatch in required common-mode voltage, the signal is ac coupled from the amplifier output, via the two 1-nF capacitors, to the input of the ADC. The CM voltage of the ADS5500 is used to bias the ADC input to the required voltage, via the 1-k Ω resistors. Note: 100- μ A common-mode current is drawn by the ADS5500 input stage (at 125 MSPS). This causes a 100-mV shift in the input common-mode voltage, which does not impact the performance when driving the input to -1 dB of full scale. To offset this effect, a voltage divider from the power supply can be used to derive the input common-mode voltage reference.

Because the operational amplifiers are configured as non-inverting, the inputs are high impedance. This is particularly useful when interfacing to a high-impedance source. In this situation, the amplifiers provide impedance matching and amplification of the signal.

The SFDR performance of the circuit is shown in the following graph (see Figure 56) and provides for full performance from the ADS5500 to 40 MHz.

The differential topology employed in this circuit provides for significant suppression of the 2nd-order harmonic distortion of the amplifiers. This, along with the superior 3rd-order harmonic distortion performance of the amplifiers, results in the SFDR performance of the circuit (at frequencies up to 40 MHz) being set by higher-order harmonics generated by the sampling process of the ADS5500.

The amplifier circuit (with resistor divider for bias voltage generation) requires a total of 185 mW of power from a single 5-V power supply.




Figure 55. Differential ADC Drive Amplifier Circuit




Figure 56. SFDR Performance versus Frequency – THS4304 Driving ADS5500

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
THS4304D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	4304	Samples
THS4304DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AKW	Samples
THS4304DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AKW	Samples
THS4304DG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	4304	Samples
THS4304DGK	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AKU	Samples
THS4304DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AKU	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF THS4304 :

- Space: [THS4304-SP](#)

NOTE: Qualified Version Definitions:

- Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS4304DBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
THS4304DBVT	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
THS4304DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS4304DBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
THS4304DBVT	SOT-23	DBV	5	250	182.0	182.0	20.0
THS4304DGKR	VSSOP	DGK	8	2500	346.0	346.0	29.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
THS4304D	D	SOIC	8	75	505.46	6.76	3810	4
THS4304DG4	D	SOIC	8	75	505.46	6.76	3810	4


DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214839/G 03/2023

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.

EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/G 03/2023

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/G 03/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.




D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X


4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
 - E. Falls within JEDEC MO-187 variation AA, except interlead flash.



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated