







Texas INSTRUMENTS

**THS6212** ZHCSEZ1E - MAY 2016 - REVISED MAY 2021

# THS6212 差分宽带 PLC 线路驱动器放大器

### 1 特性

- 低功耗:
  - 满偏置模式: 23 mA
  - 中偏置模式:17.5 mA
  - 低偏置模式:11.9 mA
  - 低功耗关断模式
  - IADJ 引脚,用于调节偏置电流
- 低噪声:
  - 电压噪声: 2.5 nV/ √ Hz
  - 反相电流噪声:18 pA/ √ Hz
  - 同相电流噪声: 1.4 pA/ √ Hz
- 低失真:
  - - 86-dBc HD2 (1MHz , 100 Ω 差分负载)
  - - 101-dBc HD3 (1MHz, 100 Ω 差分负载)
- 高输出电流:>665 mA(25Ω负载)
- 宽输出摆幅:
  - 49 V<sub>PP</sub> (28-V, 100 Ω 差分负载)
- 宽带宽: 205 MHz (G<sub>DIFF</sub> = 10V/V)
- PSRR:在1MHz 频率下提供 >55 dB 的良好隔离
- 宽电源范围:10 V to 28 V
- 过热保护:175°C(典型值)
- 具有集成共模缓冲器的替代器件:THS6222

### 2 应用

- 高电压、高电流驱动 ٠
- 宽带电力线通信

### 3 说明

THS6212 是一款具有电流反馈架构的差分线路驱动器 放大器。该器件专用于宽带电力线通信 (PLC) 线路驱 动器应用,运行速度飞快,足以支持 14.5dBm 线路功 率的传输(在最高 30MHz 的频率下)。

THS6212 采用独特架构,在更大限度降低静态电流的 同时仍能实现超高线性度。满偏置条件下的差分失真在 1MHz 时为 - 86-dBc, 在 10MHz 时降至仅 - 71 dBc。这款放大器具有多种固定偏置设置,对于无需放 大器发挥全部性能的线路驱动器而言,可显著节能。此 外,还可以通过可调电流引脚 (IADJ) 进一步降低偏置 电流,从而实现更为出色的灵活性与节能效果。

49 V<sub>PP</sub> (100 Ω 差分负载)的宽输出摆幅搭配 28-V 电 源以及超过 650-mA 的电流驱动能力(25Ω 负载), 使得该器件拥有较宽的动态余量,能够将失真限制在尽 可能低的水平。

THS6212 采用 24 引脚 VQFN 封装。

#### 器件信息(1)

器件型号	封装	封装尺寸(标称值)
THS6212	VQFN (24)	5.00mm × 4.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



典型线路驱动器电路,采用 THS6212





## **Table of Contents**

1	特性1	
2	应用1	
3	说明1	
4	Revision History	2
5	Pin Configuration and Functions	5
6	Specifications6	3
	6.1 Absolute Maximum Ratings6	5
	6.2 ESD Ratings6	3
	6.3 Recommended Operating Conditions6	3
	6.4 Thermal Information6	3
	6.5 Electrical Characteristics: V <sub>S</sub> = 12 V7	1
	6.6 Electrical Characteristics: V <sub>S</sub> = 28 V	)
	6.7 Timing Requirements10	)
	6.8 Typical Characteristics: V <sub>S</sub> = 12 V11	Ĺ
	6.9 Typical Characteristics: V <sub>S</sub> = 28 V 17	<u></u>
7	Detailed Description	)
	7.1 Overview	)
	7.2 Functional Block Diagram20	)
	7.3 Feature Description20	)

7.4 Device Functional Modes	<mark>24</mark>
8 Application and Implementation	25
8.1 Application Information	
8.2 Typical Applications	
8.3 What To Do and What Not to Do	31
9 Power Supply Recommendations	31
10 Layout	32
10.1 Layout Guidelines	32
10.2 Layout Example	34
11 Device and Documentation Support	
11.1 Documentation Support	
11.2 接收文档更新通知	
11.3 支持资源	36
11.4 Trademarks	
11.5 Electrostatic Discharge Caution	36
11.6 术语表	
12 Mechanical, Packaging, and Orderable	
Information	

**4 Revision History** 注:以前版本的页码可能与当前版本的页码不同

CI	nanges from Revision D (Novermber 2019) to Revision E (May 2021)	Page
•	更新了整个文档中的表格、图和交叉参考的编号格式	1
•	将特性列表中的中偏置模式值从 17.7mA 更改为 17.5mA	1
•	将 <i>特性</i> 列表中的低偏置模式值从 12.2mA 更改为 11.9mA	1
•	将 <i>特性</i> 列表中的电压噪声值从 2.7nV/ √Hz 更改为 2.5nV/ √Hz	1
•	将 <i>特性</i> 列表中的反相电流噪声值从 17pA/ √ Hz 更改为 18pA/ √ Hz	1
•	将 <i>特性</i> 列表中的同相电流噪声值从 1.2pA/ √ Hz 更改为 1.4pA/ √ Hz	1
•	将 <i>特性</i> 列表中的 HD2 失真从 -100dBc 更改为 -86dBc	1
•	将特性列表中的 HD3 失真从 -89dBc 更改为 -101dBc	1
•	将 <i>特性</i> 列表中的输出电流从 > 416mA 更改为 > 665mA	1
•	将 <i>特性</i> 列表中的输出摆幅从 43.2Vpp 更改为 49Vpp	1
•	将 <i>特性</i> 列表中的带宽从 150MHz 更改为 205MHz	1
•	将特性列表中的 PSRR 从 50dB 更改为 > 55dB	1
•	将 <i>特性</i> 列表中的过热保护从 170°C 更改为 175°C	1
•	将差分失真更改为 HD2 并更新了 说明 部分的值	1
•	将 <i>说明</i> 部分的输出摆幅从 43.2Vpp 更改为 49Vpp	1
•	将 <i>说明</i> 部分的电源从 ±12V 更改为 28V	1
•	将 <i>说明</i> 部分的电流驱动从 416mA 更改为 650mA	1
•	从文档中删除了 YS 接合焊盘封装	1
•	更改了 <i>采用 THS6212 的典型线路驱动器电路</i> 图	1
•	Removed YS die package and Bond Pad Functions table	<b>5</b>
•	Deleted Output current, IO from Absolute Maximum Ratings	<mark>6</mark>
•	Added Bias control pin voltage in Absolute Maximum Ratings	<mark>6</mark>
•	Added Input voltage to all pins except VS+, VS-, and BIAS control in Absolute Maximum Ratings	<mark>6</mark>
•	Added Input current limit in Absolute Maximum Ratings	<mark>6</mark>
•	Changed Maximum junction, TJ from 130 C to 125 C in Absolute Maximum Ratings	<mark>6</mark>
•	Deleted ESD MM in ESD Ratings	<mark>6</mark>
•	Changed Operating junction temperature from 130°C to 125°C in Recommended Operating Conditions	6



•	Added Minimum ambient operating air temperature spec in Recommended Operating Conditions	<mark>6</mark>
•	Changed R <sub>III</sub> from 33.2 °C/W to 42.3 °C/W in <i>Thermal Information</i>	6
•	Changed R <sub>@JC(Top)</sub> from 31.7 °C/W to 32.8 °C/W in <i>Thermal Information</i>	6
•	Changed R <sub>9 JB</sub> from 11.3 °C/W to 20.9 °C/W in <i>Thermal Information</i>	6
•	Changed $\Psi_{JT}$ from 0.4 °C/W to 3.8 °C/W in <i>Thermal Information</i>	<mark>6</mark>
•	Changed $\Psi_{JB}$ from 11.3 °C/W to 20.9 °C/W in <i>Thermal Information</i>	<mark>6</mark>
•	Changed $\Psi_{JC(bot)}$ from 3.9 °C/W to 9.5 °C/W in <i>Thermal Information</i>	6
•	Added Electrical Characteristics: V <sub>S</sub> = 12V table	7
•	Deleted Electrical Characteristics: VS = ±6 V table	7
•	Added Electrical Characteristics: VS = 28V table	9
•	Deleted Deleted Electrical Characteristics: VS = ±12 V table	9
•	Changed t <sub>ON</sub> from 1µs to 25ns in <i>Timing Requirements</i>	. 10
•	Changed t <sub>OFF</sub> from 1µs to 275ns in <i>Timing Requirements</i>	10
•	Added Typical Characteristics: $V_{S} = 12 V$ .	11
•	Deleted Typical Characteristics: $V_{S} = \pm 6 V$ (Full Bias)	11
•	Deleted Typical Characteristics: $V_{S} = \pm 6 V$ (Mid Bias)	11
•	Deleted Typical Characteristics: $V_{s} = \pm 6 V$ (Low Bias)	. 11
•	Added Typical Characteristics: $V_{S} = 28$ V	17
•	Deleted Typical Characteristics: $V_{s} = \pm 12 \text{ V}$ (Full Bias)	17
•	Deleted Typical Characteristics: $V_s = \pm 12 V$ (Mid Bias).	17
•	Deleted Typical Characteristics: $V_s = +12 V$ (low Bias)	17
•	Changed output swing from 43.2 Vpp to 49 Vpp in <i>Overview</i> section	20
•	Changed current drive from 416 mA to 650 mA in <i>Overview</i> section	
•	Changed thermal protection junction temperature from 170°C to 175°C in <i>Overview</i> section	20
•	Deleted Output Current and Voltage section	20
•	Added Output Voltage and Current Drive section	20
•	Changed referenced figures for R <sub>o</sub> versus capacitive load in <i>Driving Capacitive Loads</i> section	21
•	Changed +12-V supplies to 28-V supply in Distortion Performance section	22
•	Changed +6-V supplies to 12-V supply in Distortion Performance section	22
•	Changed noise evaluation from $\pm 8.2.2$ to $\boxed{8.8.1}$ in Differential Noise Performance section	22
•	Added $R_{0} = 50.0$ in Differential Noise Performance section	22
•	Changed 38.9 nV/ $\sqrt{Hz}$ calculation to 53.3 nV/ $\sqrt{Hz}$ in Differential Noise Performance section	22
•	Changed $30.9 \text{ mV}/\sqrt{Hz}$ calculation to $65 \text{ nV}/\sqrt{Hz}$ in Differential Noise Performance section	22
•	Changed output offset calculation to twoical rather than worst case in DC Accuracy and Offset Control sect	tion
	Changed output onset calculation to typical rather than worst case in DC Accuracy and Onset Control sect	24
•	Changed quiescent current value from 23 mA to 19 5 mA in Wideband Current-Feedback Operation section	<b>2</b> -
•	Changed swing from 1.9 V from either rail to 49 Vpp in <i>Wideband Current-Feedback Operation</i> section	25
•	Changed current drive from 416 mA to 650 mA in Wideband Current-Feedback Operation section	.25
•	Changed + 6 V supply to 28 V supply in Wideband Current-Feedback Operation section	25
•	Changed 140 MHz bandwidth to 285 MHz in Wideband Current-Feedback Operation section	25
•	Changed Noninverting Differential I/O Amplifierfigure in Wideband Current-Feedback Operation section	25
•	Changed Frequency Response and Harmonic Distortion figures in Application Curves section	26
•	Changed Dual-Supply Downstream Driver figure	27
•	Changed supply voltages to +14 V in Line Driver Headroom Requirements section	<u>2</u> 7 28
•	Changed dujescent current value from 23 mA to 19.5 mA and +12.V to +14.V in Computing Total Driver	20
	Power for Line-Driving Applications	30
•	Changed 23 mA to 19.5 mA 24 V to 28 V and 1003 mW to 11 mW in Computing Total Driver Power for Lin	ne-
	Driving Applications	.30
•	Changed supply range from "±5 V to ±14 V" to "10 V to 28 V" in Power Supply Recommendations section	.31
•	Changed referenced figures for R <sub>s</sub> versus capacitive load in <i>Driving Capacitive Loads</i> section	. 32

<ul> <li>Deleted Wafer and Die Information section</li> <li>Changed ±12-V to 28-V in Layout Guidelines section</li> </ul>	
Changes from Revision C (May 2016) to Revision D (Novermber 2019)	Page
• 添加了最后两个 <i>特性</i> 要点	1
Added last paragraph to Overview section	20
Changed Dual-Supply Downstream Driver figure	27



### **5** Pin Configuration and Functions



NC = no internal connection.



#### 表 5-1. Pin Functions<sup>(1)</sup>

PIN		1/0	DESCRIPTION	
NAME	NO.		DESCRIPTION	
BIAS-1	23	I	Bias mode parallel control, LSB	
BIAS-2	24	I	Bias mode parallel control, MSB	
D1_FB	19	I	Amplifier D1 inverting input	
D2_FB	18	I	Amplifier D2 inverting input	
D1_IN+	1	I	Amplifier D1 noninverting input	
D2_IN+	2	I	Amplifier D2 noninverting input	
D1_OUT	20	0	Amplifier D1 output	
D2_OUT	17	0	Amplifier D2 output	
GND <sup>(2)</sup>	3	I/O	Control pin ground reference	
IADJ	4	I/O	Bias current adjustment pin	
NC	5-16	_	No internal connection	
VS -	22	I/O	Negative power-supply connection	
VS+	21	I/O	Positive power-supply connection	

(1) The THS6212 defaults to the shutdown (disable) state if a signal is not present on the bias pins.

(2) The GND pin ranges from VS - to (VS+ -5 V).

### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
	Supply voltage, $V_S = (V_{S+}) - (V_{S-})$		28	V
Voltage	Bias control pin voltage, referenced to GND pin	0	14.5	V
Voltage	All pins except VS+, VS - , and BIAS control	(V <sub>S -</sub> ) - 0.5	(V <sub>S+</sub> ) + 0.5	V
	Differential input voltage (each amplifier), V <sub>ID</sub>		±2	V
Current	All input pins, current limit		±10	mA
	Continuous power dissipation <sup>(2)</sup>	See Thermal Info	<i>rmation</i> table	
	Maximum junction, $T_J$ (under any condition) <sup>(3)</sup>		150	
Temperature	Maximum junction, $T_J$ (continuous operation, long-term reliability) <sup>(4)</sup>		125	°C
	Storage, T <sub>stg</sub>	- 65	150	

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The THS6212 incorporates a thermal pad on the underside of the device. This pad functions as a heatsink and must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so can result in exceeding the maximum junction temperature, which can permanently damage the device.

(3) The absolute maximum junction temperature under any condition is limited by the constraints of the silicon process.

(4) The absolute maximum junction temperature for continuous operation is limited by the package constraints. Operation above this temperature can result in reduced reliability or lifetime of the device

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Vs	Supply voltage, $V_S = (V_{S+}) - (V_{S-})$	10		28	V
GND	GND pin voltage	V <sub>S</sub> –		V <sub>S+</sub> - 5	V
TJ	Operating junction temperature			125	°C
T <sub>A</sub>	Ambient operating air temperature	- 40	25	85	°C

#### 6.4 Thermal Information

		THS6212	
	THERMAL METRIC <sup>(1)</sup>	RHF (VQFN)	UNIT
		24 PINS	
R <sub>0 JA</sub>	Junction-to-ambient thermal resistance	42.3	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	32.8	°C/W
R <sub>0 JB</sub>	Junction-to-board thermal resistance	20.9	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	3.8	°C/W
Y <sub>JB</sub>	Junction-to-board characterization parameter	20.9	°C/W



### 6.4 Thermal Information (continued)

		THS6212	
THERMAL METRIC <sup>(1)</sup>		RHF (VQFN)	UNIT
		24 PINS	
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	9.5	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 6.5 Electrical Characteristics: V<sub>S</sub> = 12 V

at T<sub>A</sub>  $\approx$  25°C, differential closed-loop gain (A<sub>V</sub>) = 10 V/V, differential load (R<sub>L</sub>) = 50  $\Omega$ , series isolation resistor (R<sub>S</sub>) = 2.5  $\Omega$  each, R<sub>F</sub> = 1.24 k $\Omega$ , R<sub>ADJ</sub> = 0  $\Omega$ , V<sub>O</sub> = D1\_OUT - D2\_OUT, and full bias (unless otherwise noted)

$\begin{split} \begin{tabular}{ c                                   $	PARAMETER		TE	ST CONDITIONS	MIN	TYP	MAX	UNIT
SSBW Statistic Statisti	AC PER	FORMANCE		I				
SSBW Small-signal bandwidth $A_{\nu} = 10 \ V/V, R_{F} = 1.24 \ kO, V_{O} = 2 \ V_{PP}$ 180MHz0.1-dB bandwidth flatness17MHzLSBWLarge-signal bandwidth $V_{O} = 15 \ V_{PP}$ 17MHzSRSilew rate (20% to 80%) $V_{O} = 16 \ V_{PP}$ 155MHzSRSilew rate (20% to 80%) $V_{O} = 16 \ V_{PP}$ 2.1nsMain Signal bandwidth $V_{O} = 16 \ V_{PP}$ 2.1nsRise and fall time (10% to 90%) $V_{O} = 2 \ V_{PP}$ 2.1nsMain Signal bandwidth $V_{O} = 16 \ V_{PP}$ 78MHzMain Signal bandwidth $V_{O} = 16 \ V_{PP}$ 2.1nsMain Signal bandwidth $V_{O} = 16 \ V_{PP}$ 16.0VijsSignal bandwidth $V_{O} = 16 \ V_{PP}$ 2.1nsMain Signal bandwidth $V_{O} = 16 \ V_{PP}$ 2.1nsMain Signal bandwidth $V_{O} = 16 \ V_{PP}$ 16.0VijsMain Signal bandwidth $V_{O} = 10 \ V_{PP}$ 16.0VijsMain Signal bandwidth $V_{O} = 10 \ V_{PP}$ 16.0MHzMain Signal bandwidth $V_{O} = 10 \ V_{PP}$ 100 \ VijsMain Signal bandwidthMain Signal bandwidth $V_{O} = 10 \ V_{PP}$ 100 \ Vijs100 \ VijsMain Signal bandwidth $V_{O} = 10 \ Vijs$ 100 \ Vijs100 \ VijsMain Signal bandwidth $V_{O} = 10 \ Vijs$ 100 \ Vijs100 \ VijsMain Signal bandwidth $V_{O} = 10 \ Vijs$ 100 \ Vijs100 \ VijsMain Signal bandwidth $V_$			A <sub>V</sub> = 5 V/V, R	<sub>F</sub> = 1.5 k Ω , V <sub>O</sub> = 2 V <sub>PP</sub>		250		
Image: matrix	SSBW	Small-signal bandwidth	A <sub>V</sub> = 10 V/V,	R <sub>F</sub> = 1.24 k Ω , V <sub>O</sub> = 2 V <sub>PP</sub>		180		MHz
$ \begin{array}{ c c c c c } \hline \begin{tabular}{ c c } \hline \hline \begin{tabular}{ c c } \hline \hline \begin{tabular}{ c c }$			A <sub>V</sub> = 15 V/V,	R <sub>F</sub> = 1 k Ω , V <sub>O</sub> = 2 V <sub>PP</sub>		165		
$ \begin{array}{ c c c } \mbox{Lage-signal bandwidth} & V_0 = 16 \ V_{PP} & 195 & MHz \\ \hline SR & Siew rate (20% to 80%) & V_0 = 16 \ V_V regression (100 \ V_V) & V_0 = 16 \ V_V regression (100 \ V_V) & V_0 = 2 \ V_{PP} & 2.1 & ns \\ \hline Rise and fail time (10% to 90%) & V_0 = 2 \ V_{PP} & 10 \ Ins & -80 & MHz & -80 & MHz$		0.1-dB bandwidth flatness				17		MHz
SR     Siew rate (20% to 80%)     Vo = 16-V sup     5500     V/µs       Rise and fall time (10% to 90%)     Vo = 2 Vpp.     2.1     ns       Appendix and the properties of the properitor of the	LSBW	Large-signal bandwidth	$V_{O} = 16 V_{PP}$			195		MHz
Rise and fail time (10% to 90%)Vo = 2 VpPImage: Constraint of the co	SR	Slew rate (20% to 80%)	V <sub>O</sub> = 16-V ste	əp		5500		V/µs
HD2         μ		Rise and fall time (10% to 90%)	$V_{O}$ = 2 $V_{PP}$			2.1		ns
HD2         An-order harmonic distortion         Avg = 10 VV, Avg = 2 Vpp, RL = 50 Ω         Midbias, f = 1 MHz         -78         Model				Full bias, f = 1 MHz		- 80		
$\begin{array}{c c c c c } & & & & & & & & & & & & & & & & & & &$				Mid bias, f = 1 MHz	· ·	- 78		
$\begin{array}{ c c c c c } eq:hambolic distribution of the solution of the soluti$		2nd-order harmonic distortion	$A_V = 10 V/V,$	Low bias, f = 1 MHz		- 78		dDa
$ \begin{array}{ c c c } \hline \begin{tabular}{ c c } \hline \begi$			V <sub>O</sub> – 2 V <sub>PP</sub> , R <sub>I</sub> = 50 Ω	Full bias, f = 10 MHz		- 61		uвс
$\begin{tabular}{ c c c c } \hline  c c c c c c c c c c c c c c c c c c $			-	Mid bias, f = 10 MHz		- 61		
$ \begin{tabular}{ c                                   $				Low bias, f = 10 MHz		- 61		
$ \begin{tabular}{ c                                   $				Full bias, f = 1 MHz		- 90		
$\begin{array}{ c c c c } \mbox{HD3} & \begin{tabular}{ c c c } \mbox{Arc} arr arr on c distortion } \\ \mbox{HD3} & \begin{tabular}{ c c c c } \mbox{Arc} arr arr on c distortion } \\ \mbox{Arc} arr arr arr arr arr arr arr arr arr ar$				Mid bias, f = 1 MHz	- 86			
$\begin{array}{ c c c c } \mbox{HD3} & \begin{tabular}{ c c c } \mbox{HD3} & \begin{tabular}{ c c } \mbox{HI2} & $			$\begin{array}{l} A_{V} = 10 \; V/V, \\ V_{O} = 2 \; V_{PP}, \\ R_{L} = 50 \; \; \Omega \end{array}$	Low bias, f = 1 MHz		- 83		dBc
$ \begin{array}{ c c c } \hline \end{tabular} \begin{tabular}{ c c } \hline \end{tabular} \\ \hline \end{tabular} \begin{tabular}{ c c } \hline \end{tabular} \\ \hline \end{tabular} \begin{tabular}{ c c } \hline \end{tabular} \\ \hline \end{tabular} \begin{tabular}{ c c } \hline \end{tabular} \\ \hline \end{tabular} \begin{tabular}{ c c } \hline \end{tabular} \\ \hline \end{tabular} \begin{tabular}{ c c } \hline \end{tabular} \\ \hline \end{tabular} \begin{tabular}{ c c } \hline \end{tabular} \begin{tabular}{ c c c } \hline \end{tabular} \begin{tabular}{ c c c } \hline \end{tabular} \begin{tabular}{ c c } \hline ta$	HD3	3rd-order narmonic distortion		Full bias, f = 10 MHz		- 69		
$\begin{tabular}{ c c c c c } \hline low bias, f = 10 \ MHz & -62 & -62 & \end{tabular} \\ \hline low bias, f = 10 \ MHz & -62 & \end{tabular} \\ \hline low bias, f = 10 \ MHz & -62 & \end{tabular} \\ \hline low bias, f = 10 \ MHz & -62 & \end{tabular} \\ \hline line & Noninverting input current noise & f \ge 1 \ MHz, each amplifier & 1.4 & pA \ / \ Hz & \end{tabular} \\ \hline pA / \ / \ Hz & \end{tabular} \\ \hline line & Inverting input current noise & f \ge 1 \ MHz, each amplifier & 1.4 & pA / \ / \ Hz & \end{tabular} \\ \hline DC PERFURANCE & f \ge 1 \ MHz, each amplifier & 1.8 & pA / \ / \ Hz & \end{tabular} \\ \hline DC PERFURANCE & \hline DC PERFURANCE & \hline DC PERFURANCE & \hline DC PERFURANCE & \end{tabular} \\ \hline Column & Inverting input outge (each amplifier) & \hline T_A = -40^\circ C & \pm 11 & \end{tabular} \\ \hline T_A = 85^\circ C & \hline T_A = 85^\circ C & \pm 11 & \end{tabular} \\ \hline Inverting input bias current & \hline T_A = -40^\circ C & \pm 11 & \end{tabular} \\ \hline Inverting input bias current & \hline T_A = -40^\circ C & \pm 11 & \end{tabular} \\ \hline Inverting input bias current & \hline T_A = -40^\circ C & \pm 11 & \end{tabular} \\ \hline Inverting input bias current & \hline T_A = -40^\circ C & \pm 1 & \end{tabular} \\ \hline Inverting input bias current & \hline T_A = -40^\circ C & \pm 1 & \end{tabular} \\ \hline Inverting input bias current & \hline T_A = -40^\circ C & \pm 1 & \end{tabular} \\ \hline Inverting input bias current & \hline T_A = -40^\circ C & \pm 1 & \end{tabular} \\ \hline Inverting input bias current & \hline T_A = -40^\circ C & \pm 1 & \end{tabular} \\ \hline Inverting input bias current & \hline T_A = -40^\circ C & \pm 1 & \end{tabular} \\ \hline Inverting input bias current & \hline T_A = -40^\circ C & \pm 1 & \end{tabular} \\ \hline Inverting input bias current & \hline T_A = -40^\circ C & \pm 1 & \end{tabular} \\ \hline Inverting input bias current & \hline T_A = -40^\circ C & \pm 1 & \end{tabular} \\ \hline Inverting input bias current & \hline T_A = -40^\circ C & \pm 1 & \end{tabular} \\ \hline Inverting input bias current & \hline T_A = -40^\circ C & \pm 1 & \end{tabular} \\ \hline Inverting input bias current & \hline T_A = -40^\circ C & \pm 1 & \end{tabular} \\ \hline Inverting input bias current & \hline T_A = -40^\circ C & \pm 1 & \end{tabular} \\ \hline Inverting input bias current & \hline T_A = -40^\circ C & \ent{tabuar} \\$				Mid bias, f = 10 MHz		- 65		
$\begin{array}{ c c c c } \hline Performant linear lin$				Low bias, f = 10 MHz		- 62		
$ \begin{array}{ c c c c } \hline $ Noninverting input current noise $ f $ 1 MHz, each amplifier $ 1.4 $ pA/ $ \sqrt{Hz}$ $ $ $ $ 1 MHz, each amplifier $ 1.4 $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $$	e <sub>n</sub>	Differential input voltage noise	f ≥ 1 MHz, ir	nput-referred		2.5		nV/ $\sqrt{Hz}$
$ \begin{array}{ c c c c c } \hline Inverting input current noise & f \geq 1 \mbox{ MHz, each amplifier } & 18 & pA/ \sqrt{Hz} \\ \hline DC PERFURMANCE \\ \hline C PERFURMANCE \\ \hline Z_{OL} & Open-loop transimpedance gain & 1300 & k \Omega \\ \hline Z_{OL} & Open-loop transimpedance gain & 1300 & k \Omega \\ \hline T_{A} = -40^{\circ}C & \pm 12 & \\ \hline T_{A} = -40^{\circ}C & \pm 16 & \\ \hline T_{A} = 85^{\circ}C & \pm 11 & \\ \hline T_{A} = -40^{\circ}C & \pm$	i <sub>n+</sub>	Noninverting input current noise	f ≥ 1 MHz, e	ach amplifier		1.4		pA/ $\sqrt{Hz}$
$ \begin{array}{ c c c c c } \hline \textbf{DC PERFORMANCE} \\ \hline \textbf{Z}_{OL} & \textbf{Open-loop transimpedance gain} & & & & & & & & & & & & & & & & & & &$	i <sub>n-</sub>	Inverting input current noise	f ≥ 1 MHz, e	ach amplifier		18		pA/ $\sqrt{Hz}$
$ \begin{array}{ c c c c } \hline Z_{OL} & Open-loop transimpedance gain & & & & & & & & & & & & & & & & & & &$	DC PER	FORMANCE						
$ \begin{array}{ c c c c } \hline \mbox{Input offset voltage (each amplifier)} & \hline $I_A = -40^\circ C$ & $112$ & $I_A = -40^\circ C$ & $116$ & $I_A = 85^\circ C$ & $111$ & $I_A = 85^\circ C$ & $111$ & $I_A = -40^\circ C$ & $11$ & $I_A = -40^\circ C$ & $11$ & $I_A = -40^\circ C$ & $11$ & $I_A = 85^\circ C$ & $11$ & $I_A = 85^\circ C$ & $11$ & $I_A = 10$ &$	Z <sub>OL</sub>	Open-loop transimpedance gain				1300		kΩ
$ \begin{array}{ c c c c } \hline \mbox{Input offset voltage (each amplifier)} & $T_A = -40^\circ \mbox{C}$ & $\pm 16$ & $mV$ \\ \hline $T_A = 85^\circ \mbox{C}$ & $\pm 11$ & $16$ & $mV$ \\ \hline $T_A = 85^\circ \mbox{C}$ & $\pm 11$ & $16$ & $16$ & $mV$ \\ \hline $T_A = -40^\circ \mbox{C}$ & $\pm 1$ & $16$ & $$						±12		
$ \begin{array}{ c c c c c c } \hline $T_A = 85^\circ C$ & $11$ $		Input offset voltage (each amplifier)	$T_A = -40^{\circ}C$			±16		mV
$\begin{tabular}{ c c c c } \hline & & & & & & & & & & & & & & & & & & $			T <sub>A</sub> = 85°C			±11		
$\begin{tabular}{ c c c c c } \hline Noninverting input bias current & $$T_A = -40^\circ C$ & $$\pm1$ & $$\mu$A$ \\ \hline $T_A = 85^\circ C$ & $$\pm1$ & $$$$$$$$$$$$$$$$$$$$$$$$$$$$$						±1		
$\begin{tabular}{ c c c c c }\hline \hline $T_A$ = 85°C & $$$ $$$ $$$ $$$ $$$ $$$$ $$$$ $$$$ $		Noninverting input bias current	$T_A = -40^{\circ}C$			±1		μA
$\label{eq:rescaled} Inverting input bias current \qquad \frac{1}{T_A = -40^\circ C} \qquad \frac{\pm 8}{T_A = -40^\circ C} \qquad \frac{\pm 7}{\pm 4} \mu A$			T <sub>A</sub> = 85°C			±1	±1	
Inverting input bias current $ \begin{array}{c c} T_A = -40^\circ C & \pm 7 \\ T_A = 85^\circ C & \pm 4 \end{array} \mu A \\ \end{array} $						±8		
$T_A = 85^{\circ}C$ ±4		Inverting input bias current	$T_A = -40^{\circ}C$			±7		μA
			T <sub>A</sub> = 85°C			±4		

at T<sub>A</sub>  $\approx$  25°C, differential closed-loop gain (A<sub>V</sub>) = 10 V/V, differential load (R<sub>L</sub>) = 50  $\Omega$ , series isolation resistor (R<sub>S</sub>) = 2.5  $\Omega$  each, R<sub>F</sub> = 1.24 k $\Omega$ , R<sub>ADJ</sub> = 0  $\Omega$ , V<sub>O</sub> = D1\_OUT - D2\_OUT, and full bias (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT C	HARACTERISTICS					
	Common-mode input range	Each input with respect to midsupply		±3.0		V
		Each input		64		
CMRR	Common-mode rejection ratio	$T_{A} = -40^{\circ}C$		67		dB
		T <sub>A</sub> = 85°C		62		-
	Noninverting differential input resistance			10    2		k
	Inverting input resistance			43		Ω
OUTPUT	CHARACTERISTICS					
		R <sub>L</sub> = 100 Ω, R <sub>S</sub> = 0 Ω		±9.7		
Vo	Output voltage swing	R <sub>L</sub> = 50 Ω, R <sub>S</sub> = 0 Ω		±9.3		V
		R <sub>L</sub> = 25 Ω, R <sub>S</sub> = 0 Ω		±8.4		-
Ι <sub>Ο</sub>	Output current (sourcing and sinking)	$R_L = 25 \Omega$ , $R_S = 0 \Omega$ , based on $V_O$ specification		±338		mA
	Short-circuit output current			±0.81		A
Zo	Closed-loop output impedance	f = 1 MHz, differential		0.03		Ω
POWER	SUPPLY		I			
	<b>a</b>		10	12	28	
VS	Operating voltage	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$	10		28	V
GND	GND pin voltage		V <sub>S</sub> –	0	V <sub>S+</sub> - 5	V
		Full bias (BIAS-1 = 0, BIAS-2 = 0)		19.5		
	Quiescent current	Mid bias (BIAS-1 = 1, BIAS-2 = 0)		15		m ^
I <sub>S+</sub>		Low bias (BIAS-1 = 0, BIAS-2 = 1)		10.4		- mA
		Bias off (BIAS-1 = 1, BIAS-2 = 1)		0.8		
		Full bias (BIAS-1 = 0, BIAS-2 = 0)		18.8		
		Mid bias (BIAS-1 = 1, BIAS-2 = 0)		14.4		1.
I <sub>S -</sub>	Quiescent current	Low bias (BIAS-1 = 0, BIAS-2 = 1)		9.6		mA
		Bias off (BIAS-1 = 1, BIAS-2 = 1)		0.01		
	Current through GND pin	Full bias (BIAS-1 = 0, BIAS-2 = 0)		0.8		mA
+PSRR	Positive power-supply rejection ratio	Differential		83		dB
- PSRR	Negative power-supply rejection ratio	Differential		83		dB
BIAS CO	NTROL					
	Bias control pin voltage range	With respect to GND pin, $T_A = -40^{\circ}C$ to +85°C	0	3.3	12	V
	Pice control pin logic threshold	Logic 1, with respect to GND pin, T <sub>A</sub> = $-40^{\circ}$ C to +85°C	2.1	2.1		
	bias control pin logic triteshold	Logic 0, with respect to GND pin, T <sub>A</sub> = $-40^{\circ}$ C to +85°C			0.8	
	Disc control nin current(1)	BIAS-1, BIAS-2 = 0.5 V (logic 0)		- 9.6		
	Dias control pin current(*/	BIAS-1, BIAS-2 = 3.3 V (logic 1)		0.3	1	μΑ
	Open-loop output impedance	Off bias (BIAS-1 = 1, BIAS-2 = 1)		70    5		M Ω    pF

(1) Current is considered positive out of the pin.



### 6.6 Electrical Characteristics: V<sub>S</sub> = 28 V

at  $T_A \approx 25^{\circ}$ C, differential closed-loop gain (A<sub>V</sub>) = 10 V/V, differential load (R<sub>L</sub>) = 100  $\Omega$ , R<sub>F</sub> = 1.24 k $\Omega$ , R<sub>ADJ</sub> = 0  $\Omega$ , V<sub>O</sub> = D1\_OUT - D2\_OUT, and full bias (unless otherwise noted)

PARAMETER		TE	ST CONDITIONS	MIN	TYP	MAX	UNIT
AC PER	FORMANCE						
00014		A <sub>V</sub> = 5 V/V, R	<sub>F</sub> = 1.5 k Ω , V <sub>O</sub> = 2 V <sub>PP</sub>		285		N 41 1-
55800	Smail-signal bandwidth, - 3 dB	A <sub>V</sub> = 10 V/V,	R <sub>F</sub> = 1.24 k Ω , V <sub>O</sub> = 2 V <sub>PP</sub>		205		MHZ
	0.1-dB bandwidth flatness				13		MHz
LSBW	Large-signal bandwidth	V <sub>O</sub> = 40 V <sub>PP</sub>			170		MHz
SR	Slew rate (20% to 80% level)	V <sub>O</sub> = 40-V ste	ep.		11,000		V/µs
	Rise and fall time	V <sub>O</sub> = 2 V <sub>PP</sub>			2		ns
			Full bias, f = 1 MHz		- 86		
	Ond and an barrow in distantian	$A_V = 10 V/V,$	Low bias, f = 1 MHz		- 79		
HDZ	2nd-order narmonic distortion	V <sub>O</sub> = 2 V <sub>PP</sub> , R <sub>I</sub> = 100 Ω	Full bias, f = 10 MHz		- 71		aBC
		-	Low bias, f = 10 MHz		- 63		
			Full bias, f = 1 MHz		- 101		
		$A_V = 10 V/V,$	Low bias, f = 1 MHz		- 88		
HD3	3rd-order harmonic distortion	$V_0 = 2 V_{PP},$ $R_1 = 100 0$	Full bias, f = 10 MHz		- 80		dBc
		112 100	Low bias, f = 10 MHz		- 65		
en	Differential input voltage noise	f ≥ 1 MHz, ir	put-referred		2.5		nV/ √ Hz
i <sub>n+</sub>	Noninverting input current noise (each amplifier)	f ≥ 1 MHz			1.7		pA/ √ Hz
i <sub>n-</sub>	Inverting input current noise (each amplifier)	$f \ge 1 MHz$			18		pA/ √ Hz
DC PER	FORMANCE						
Z <sub>OL</sub>	Open-loop transimpedance gain				1500		kΩ
	Input offset voltage				±12		mV
	Input offset voltage drift	$T_A = -40^{\circ}C$	to +85°C		- 40		µV/°C
	Input offset voltage matching	Amplifier A to	В		±0.5		mV
	Noninverting input bias current				±1		μA
	Inverting input bias current				±6		μA
	Inverting input bias current matching				±8		μA
INPUT C	HARACTERISTICS					I	
	Common-mode input range	Each input		±9	±10		V
CMRR	Common-mode rejection ratio	Each input		53	65		dB
	Noninverting input resistance				10    2		k Ω    pF
	Inverting input resistance				38		Ω
OUTPUT	CHARACTERISTICS					I	
V	Output veltage awing(1)	R <sub>L</sub> = 100 Ω			±24.5		
VO	Output voltage swing(**	R <sub>L</sub> = 25 Ω			±12.3		v
Io	Output current (sourcing and sinking)	R <sub>L</sub> = 25 Ω, b	ased on V <sub>O</sub> specification	±580	±665		mA
	Short-circuit output current				1		А
Zo	Output impedance	f = 1 MHz, dif	ferential		0.01		Ω

### 6.6 Electrical Characteristics: V<sub>S</sub> = 28 V (continued)

at  $T_A \approx 25^{\circ}$ C, differential closed-loop gain (A<sub>V</sub>) = 10 V/V, differential load (R<sub>L</sub>) = 100  $\Omega$ , R<sub>F</sub> = 1.24 k $\Omega$ , R<sub>ADJ</sub> = 0  $\Omega$ , V<sub>O</sub> = D1\_OUT - D2\_OUT, and full bias (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER	SUPPLY				I	
			10	12	28	
VS	Operating voltage	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$	10		28	v
		Full bias (BIAS-1 = 0, BIAS-2 = 0)		23		
		Mid bias (BIAS-1 = 1, BIAS-2 = 0)		17.5		
IS+		Low bias (BIAS-1 = 0, BIAS-2 = 1)		11.9		mA
		Bias off (BIAS-1 = 1, BIAS-2 = 1)		1.1	1.3	
		Full bias (BIAS-1 = 0, BIAS-2 = 0)		22		
	Quiescent current	Mid bias (BIAS-1 = 1, BIAS-2 = 0)		16.4	mA	
IS -		Low bias (BIAS-1 = 0, BIAS-2 = 1)		10.8		
		Bias off (BIAS-1 = 1, BIAS-2 = 1)		0.1	0.8	
	Current through GND pin	Full bias (BIAS-1 = 0, BIAS-2 = 0)		1		mA
+PSRR	Positive power-supply rejection ratio	Differential		83		dB
- PSRR	Negative power-supply rejection ratio	Differential		77		dB
BIAS CO	NTROL				I	
	Bias control pin range	With respect to GND pin, $T_A = -40^{\circ}C$ to +85°C	0	3.3	14.5	V
		Logic 1, with respect to GND pin, $T_A = -40^{\circ}C$ to +85°C	1.9			M
	Dias control pin logic threshold	Logic 0, with respect to GND pin, $T_A = -40^{\circ}C$ to +85°C			0.8	v
	Diag control nin current(2)	BIAS-1, BIAS-2 = 0.5 V (logic 0)	- 15	- 10		
	Bias control pin current <sup>(2)</sup>	BIAS-1, BIAS-2 = 3.3 V (logic 1)		0.1	1	μΑ

(1) See  $\ddagger$  7.3.1 for output voltage vs output current characteristics.

(2) Current is considered positive out of the pin.

### 6.7 Timing Requirements

		MIN	NOM	MAX	UNIT
t <sub>ON</sub>	Turnon time delay: time for output to start tracking the input		25		ns
t <sub>OFF</sub>	Turnoff time delay: time for output to stop tracking the input		275		ns



### 6.8 Typical Characteristics: V<sub>S</sub> = 12 V





















### 6.9 Typical Characteristics: V<sub>S</sub> = 28 V









At  $T_A \approx 25^{\circ}$ C,  $A_V$  = 10 V/V,  $R_F$  = 1.24 k  $\Omega$ ,  $R_L$  = 100  $\Omega$ ,  $R_S$  = 2.5  $\Omega$ ,  $R_{ADJ}$  = 0  $\Omega$ , full-bias mode (unless otherwise noted).





### 7 Detailed Description

### 7.1 Overview

The THS6212 is a differential line-driver amplifier with a current-feedback architecture. The device is targeted for use in line-driver applications (such as wide-band power-line communications) and is fast enough to support transmissions of 14.5-dBm line power up to 30 MHz.

The THS6212 is designed as a single-channel solution that can be a drop-in replacement for dual-channel footprint packages. The package pinout is compatible with the pinout of the THS6214 dual, differential line driver, and provides an alternative for systems that only require a single-channel device.

The architecture of the THS6212 is designed to provide maximum flexibility with multiple bias settings that are selectable based on application performance requirements, and also provides an external current pin (IADJ) to further adjust the bias current to the device. The wide output swing (49  $V_{PP}$ ) and high current drive (650-mA) of the THS6212 make the device ideally suited for high-power, line-driving applications.

The THS6212 features thermal protection that typically triggers at a junction temperature of 175°C. The device behavior is similar to the bias off mode when thermal shutdown is activated. The device resumes normal operation when the die junction temperature reaches approximately 145°C. The device may go in and out of thermal shutdown until the overload conditions are removed because of the unpredictable behavior of the overload and thermal characteristics.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

### 7.3.1 Output Voltage and Current Drive

The THS6212 provides output voltage and current capabilities that are unsurpassed in a low-cost, monolithic op amp. The output voltage (under no load at room temperature) typically swings closer than 1.1 V to either supply rail and typically swings to within 1.1 V of either supply with a 100  $\Omega$  differential load. The THS6212 can deliver over 350 mA of current with a 25  $\Omega$  load.

Good thermal design of the system is important, including use of heat sinks and active cooling methods, if the THS6212 is pushed to the limits of its output drive capabilities. B 7-1 and B 7-2 show the output drive of the THS6212 under two different sets of conditions where T<sub>A</sub> is approximately equal to T<sub>J</sub>. In practical applications, T<sub>J</sub> is often much higher than T<sub>A</sub> and is highly dependent on the device configuration, signal parameters, and PCB thermal design. In order to represent the full output drive capability of the THS6212 in B 7-1 and B 7-2, T<sub>J</sub>  $\approx$  T<sub>A</sub> is achieved by pulsing or sweeping the output current for a duration of less than 100 ms.





In  $\mathbb{X}$  7-1, the output voltages are differentially slammed to the rail and the output current is single-endedly sourced or sunk using a source measure unit (SMU) for less than 100 ms. The single-ended output voltage of each output is then measured prior to removing the load current. After removing the load current, the outputs are brought back to mid-supply before repeating the measurement for different load currents. This entire process is repeated for each ambient temperature. Under the slammed output voltage condition of  $\mathbb{X}$  7-1, the output transistors are in saturation and the transistors start going into linear operation as the output swing is backed off for a given  $I_0$ ,

In  $\mathbb{X}$  7-2, the inputs are floated and the output voltages are allowed to settle to the mid-supply voltage. The load current is then single-endedly swept for sourcing (greater than 0 mA) and sinking (less than 0 mA) conditions and the single-ended output voltage is measured at each current-forcing condition. The current sweep is completed in a few seconds (approximately 3 to 4 seconds) so as not to significantly raise the junction temperature (T<sub>J</sub>) of the device from the ambient temperature (T<sub>A</sub>). The output is not swinging and the output transistors are in linear operation in  $\mathbb{X}$  7-2 until the current drawn exceeds the device capabilities, at which point the output voltage starts to deviate quickly from the no load output voltage.

To maintain maximum output stage linearity, output short-circuit protection is not provided. This absence of shortcircuit protection is normally not a problem because most applications include a series-matching resistor at the output that limits the internal power dissipation if the output side of this resistor is shorted to ground. However, shorting the output pin directly to the adjacent positive power-supply pin, in most cases, permanently damages the amplifier.

### 7.3.2 Driving Capacitive Loads

One of the most demanding and yet very common load conditions for an op amp is capacitive loading. Often, the capacitive load is the input of an ADC—including additional external capacitance that can be recommended to improve the ADC linearity. A high-speed, high open-loop gain amplifier such as the THS6212 can be very susceptible to decreased stability and closed-loop response peaking when a capacitive load is placed directly on the output pin. When the amplifier open-loop output resistance is considered, this capacitive load introduces an additional pole in the signal path that can decrease the phase margin. One external solution to this problem is described in this section.

When the primary considerations are frequency response flatness, pulse response fidelity, and distortion, the simplest and most effective solution is to isolate the capacitive load from the feedback loop by inserting a series isolation resistor between the amplifier output and the capacitive load. This series resistor does not eliminate the pole from the loop response, but shifts the pole and adds a zero at a higher frequency. The additional zero functions to cancel the phase lag from the capacitive load pole, thus increasing the phase margin and improving stability.

Copyright © 2022 Texas Instruments Incorporated



The Typical Characteristics sections describe the recommended  $R_S$  versus capacitive load (see  $\boxtimes$  6-10) and the resulting frequency response at the load. Parasitic capacitive loads greater than 2 pF can begin to degrade device performance. Long printed-circuit board (PCB) traces, unmatched cables, and connections to multiple devices can easily cause this value to be exceeded. Always consider this effect carefully, and add the recommended series resistor as close as possible to the THS6212 output pin (see the Layout Guidelines section).

#### 7.3.3 Distortion Performance

The THS6212 provides good distortion performance into a 100- $\Omega$  load on a 28-V supply. Relative to alternative solutions, the amplifier provides exceptional performance into lighter loads and operation on a 12 V supply. Generally, until the fundamental signal reaches very high frequency or power levels, the second harmonic dominates the distortion with a negligible third-harmonic component. Focusing then on the second harmonic, increasing the load impedance improves distortion directly. Remember that the total load includes the feedback network—in the noninverting configuration (see 8-1), this value is the sum of R<sub>F</sub> + R<sub>G</sub>, whereas in the inverting configuration this value is just R<sub>F</sub>. Providing an additional supply decoupling capacitor (0.01  $\mu$ F) between the supply pins (for bipolar operation) also improves the second-order distortion slightly (from 3 dB to 6 dB).

In most op amps, increasing the output voltage swing directly increases harmonic distortion. The *Typical Characteristics* sections illustrate the second harmonic increasing at a little less than the expected 2x rate, whereas the third harmonic increases at a little less than the expected 3x rate. Where the test power doubles, the difference between the fundamental power and the second harmonic decreases less than the expected 6 dB, whereas the difference between the fundamental power and the third harmonic decreases by less than the expected 12 dB. This difference also appears in the two-tone, third-order intermodulation (IM3) spurious response curves. The third-order spurious levels are extremely low at low-output power levels. The output stage continues to hold the third-order spurious levels low even when the fundamental power reaches very high levels.

#### 7.3.4 Differential Noise Performance

The THS6212 is designed to be used as a differential driver in high-performance applications. Therefore, analyzing the noise in such a configuration is important. 图 7-3 shows the op amp noise model for the differential configuration.





图 7-3. Differential Op Amp Noise Analysis Model

As a reminder, the differential gain is expressed in 方程式 1:

$$G_{\rm D} = 1 + \frac{2 \times R_{\rm F}}{R_{\rm G}}$$
(1)

The output noise can be expressed as shown in 方程式 2:

$$E_{O} = \sqrt{2 \times G_{D}^{2} \times \left[e_{N}^{2} + (i_{N} \times R_{S})^{2} + 4 \text{ kTR}_{S}\right] + 2(i_{I}R_{F})^{2} + 2(4 \text{ kTR}_{F}G_{D})}$$
(2)

Dividing this expression by the differential noise gain  $[G_D = (1 + 2R_F / R_G)]$  gives the equivalent input-referred spot noise voltage at the noninverting input, as shown in  $\overline{5}$ 程式 3.

$$E_{O} = \sqrt{2 \times \left(e_{N}^{2} + (i_{N} \times R_{S})^{2} + 4 \text{ kTR}_{S}\right) + 2\left(\frac{i_{I}R_{F}}{G_{D}}\right)^{2} + 2\left(\frac{4 \text{ kTR}_{F}}{G_{D}}\right)}$$
(3)

Evaluating these equations for the THS6212 circuit and component values of [8] 8-1 with R<sub>S</sub> = 50  $\Omega$ , gives a total output spot noise voltage of 53.3 nV/  $\sqrt{Hz}$  and a total equivalent input spot noise voltage of 6.5 nV/  $\sqrt{Hz}$ .

In order to minimize the output noise as a result of the noninverting input bias current noise, keeping the noninverting source impedance as low as possible is recommended.



(4)

#### 7.3.5 DC Accuracy and Offset Control

A current-feedback op amp such as the THS6212 provides exceptional bandwidth in high gains, giving fast pulse settling but only moderate dc accuracy. The *Electrical Characteristics* tables describe an input offset voltage that is comparable to high-speed, voltage-feedback amplifiers; however, the two input bias currents are somewhat higher and are unmatched. Although bias current cancellation techniques are very effective with most voltage-feedback op amps, these techniques do not generally reduce the output dc offset for wideband current-feedback op amps. Because the two input bias currents are unrelated in both magnitude and polarity, matching the input source impedance to reduce error contribution to the output is ineffective. Evaluating the configuration of 图 8-1, using a typical condition at 25°C input offset voltage and the two input bias currents, gives a typical output offset range equal to au #:

$$\begin{split} V_{OFF} &= \left( \pm NG \times V_{OS(TYP)} \right) + \left( I_{BN} \times \frac{R_S}{2} \times NG \right) \pm \left( I_{BI} \times R_F \right) \\ &= \pm (10 \times 0.5 \text{mV}) + (1\mu A \times 25\Omega \times 10) \pm (6\mu A \times 1.24 \text{k}\Omega) \\ &= \pm 5 \text{mV} + 0.250 \text{mV} \pm 7.44 \text{mV} \\ V_{OFF} &= -12.19 \text{mV} \text{ to } 12.69 \text{mV} \end{split}$$

where

• NG = noninverting signal gain

### 7.4 Device Functional Modes

The THS6212 has four different functional modes set by the BIAS-1 and BIAS-2 pins.  $\ddagger$  7-1 shows the truth table for the device mode pin configuration and the associated description of each mode.

BIAS-1	BIAS-2	FUNCTION	DESCRIPTION
0	0	Full-bias mode (100%)	Amplifiers on with lowest distortion possible (default state)
1	0	Mid-bias mode (75%)	Amplifiers on with power savings and a reduction in distortion performance
0	1	Low-bias mode (50%)	Amplifiers on with enhanced power savings and a reduction of overall performance
1	1	Shutdown mode	Amplifiers off and output has high impedance

#### 表 7-1. BIAS-1 and BIAS-2 Logic Table



### 8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

### 8.1 Application Information

The THS6212 is typically used to drive high output power applications with various load conditions. In the *Typical Applications* section, the amplifier is presented in a general-purpose, wideband, current-feedback configuration, and a more specific 100- $\Omega$  twisted pair cable line driver; however, the amplifier is also applicable for many different general-purpose and specific cable line-driving scenarios beyond what is shown in the *Typical Applications* section.

#### 8.2 Typical Applications

#### 8.2.1 Wideband Current-Feedback Operation

The THS6212 provides the exceptional ac performance of a wideband current-feedback op amp with a highly linear, high-power output stage. Requiring only 19.5 mA of quiescent current, the THS6212 has an output swing of 49 Vpp (100- $\Omega$  load) coupled with over 650 mA current drive (25  $\Omega$  load). This low-output headroom requirement, along with biasing that is independent of the supply voltage, provides a remarkable 28-V supply operation. The THS6212 delivers greater than 285-MHz bandwidth driving a 2-V<sub>PP</sub> output into 100  $\Omega$  on a 28-V supply. Previous boosted output stage amplifiers typically suffer from very poor crossover distortion when the output current goes through zero. The THS6212 achieves a comparable power gain with improved linearity. The primary advantage of a current-feedback op amp over a voltage-feedback op amp is that ac performance (bandwidth and distortion) is relatively independent of signal gain. 8-1 shows the dc-coupled, gain of 10 V/V, dual power-supply circuit configuration used as the basis of the 28-V *Electrical Characteristics* tables and *Typical Characteristics* sections.



图 8-1. Noninverting Differential I/O Amplifier

#### 8.2.1.1 Design Requirements

The main design requirements for wideband current-feedback operation are to choose power supplies that satisfy common-mode requirements at the input and output of the device, and also to use a feedback resistor value that allows for the proper bandwidth when maintaining stability. These requirements and the proper solutions are described in the *Detailed Design Procedure* section. Using transformers and split power supplies can be required for certain applications.



#### 8.2.1.2 Detailed Design Procedure

For ease of test purposes in this design, the THS6212 input impedance is set to 50  $\Omega$  with a resistor to ground and the output impedance is set to 50  $\Omega$  with a series output resistor. Voltage swings reported in the *Electrical Characteristics* tables are taken directly at the input and output pins, whereas load powers (dBm) are defined at a matched 50- $\Omega$  load. For the circuit of 图 8-1, the total effective load is 100  $\Omega$  || 1.24 k $\Omega$  || 1.24 k $\Omega$  = 86.1  $\Omega$ . This approach allows a source termination impedance to be set at the input that is independent of the signal gain. For instance, simple differential filters can be included in the signal path right up to the noninverting inputs with no interaction with the gain setting. The differential signal gain for the circuit of 图 8-1 is given by 方程式 5:

$$A_{\rm D} = 1 + 2 \times \frac{R_{\rm F}}{R_{\rm G}} \tag{5}$$

where

• A<sub>D</sub> = differential gain

A value of 274  $\Omega$  for the A<sub>D</sub> = 10-V/V design is given by 🔀 8-1. The device bandwidth is primarily controlled with the feedback resistor value because the THS6212 is a current-feedback (CFB) amplifier; the differential gain, however, can be adjusted with considerable freedom using just the R<sub>G</sub> resistor. In fact, R<sub>G</sub> can be reduced by a reactive network that provides a very isolated shaping to the differential frequency response.

Various combinations of single-supply or ac-coupled gain can also be delivered using the basic circuit of [8] 8-1. Common-mode bias voltages on the two noninverting inputs pass on to the output with a gain of 1 V/V because an equal dc voltage at each inverting node does not create current through R<sub>G</sub>. This circuit does show a common-mode gain of 1 V/V from the input to output. The source connection must either remove this common-mode signal if undesired (using an input transformer can provide this function), or the common-mode voltage at the inputs can be used to set the output common-mode bias. If the low common-mode rejection of this circuit is a problem, the output interface can also be used to reject that common-mode signal. For instance, most modern differential input analog-to-digital converters (ADCs) reject common-mode signal through to the line.

#### 8.2.1.3 Application Curves

[X] 8-2 and [X] 8-3 show the frequency response and distortion performance of the circuit in [X] 8-1. The measurements are made with a load resistor (R<sub>L</sub>) of 100  $\Omega$ , and at room temperature. [X] 8-2 is measured using the three different device power modes, and the distortion measurements in [X] 8-3 are made at an output voltage level of 2 V<sub>PP</sub>.





#### 8.2.2 Dual-Supply Downstream Driver

Image 8-4 shows an example of a dual-supply downstream driver with a synthesized output impedance circuit. The THS6212 is configured as a differential gain stage to provide a signal drive to the primary winding of the transformer (a step-up transformer with a turns ratio of 1:n is shown in Image 8-4). The main advantage of this configuration is the cancellation of all even harmonic-distortion products. Another important advantage is that each amplifier must only swing half of the total output required driving the load.



图 8-4. Dual-Supply Downstream Driver

The analog front-end (AFE) signal is ac-coupled to the driver, and the noninverting input of each amplifier is biased to the mid-supply voltage (ground in this case). In addition to providing the proper biasing to the amplifier, this approach also provides a high-pass filtering with a corner frequency that is set at 5 kHz in this example. Because the signal bandwidth starts at 26 kHz, this high-pass filter does not generate any problems and has the advantage of filtering out unwanted lower frequencies.

#### 8.2.2.1 Design Requirements

The main design requirements for 🛛 8-4 are to match the output impedance correctly, satisfy headroom requirements, and ensure that the circuit meets power driving requirements. These requirements are described in the *Detailed Design Procedure* section and include the required equations to properly implement the design. The design must be fully worked through before physical implementation because small changes in a single parameter can often have large effects on performance.

#### 8.2.2.2 Detailed Design Procedure

For 图 8-4, the input signal is amplified with a gain set by 方程式 6:

$$G_{\rm D} = 1 + \frac{2 \times R_{\rm F}}{R_{\rm G}}$$

(6)

The two back-termination resistors ( $R_M$  = 10  $\Omega$ , each) added at each terminal of the transformer make the impedance of the amplifier match the impedance of the line, and also provide a means of detecting the received signal for the receiver. The value of these resistors ( $R_M$ ) is a function of the line impedance and the transformer turns ratio (n), given by 方程式 7:

$$R_{\rm M} = \frac{Z_{\rm LINE}}{2n^2}$$
(7)

#### 8.2.2.2.1 Line Driver Headroom Requirements

The first step in a transformer-coupled, twisted-pair driver design is to compute the peak-to-peak output voltage from the target specifications. This calculation is done using 方程式 8 to 方程式 11:

$$P_{L} = 10 \times \log \frac{V_{RMS}^{2}}{(1 \text{ mW}) \times R_{L}}$$
(8)

where

- P<sub>L</sub> = power at the load
- V<sub>RMS</sub> = voltage at the load
- R<sub>L</sub> = load impedance

These values produce the following:

$$V_{\rm RMS} = \sqrt{(1 \text{ mW}) \times R_{\rm L} \times 10 \frac{P_{\rm L}}{10}}$$
(9)

$$V_{P} = \text{Crest Factor} \times V_{RMS} = CF \times V_{RMS}$$
(10)

where

- V<sub>P</sub> = peak voltage at the load
- CF = crest factor

$$V_{LPP} = 2 \times CF \times V_{RMS}$$
<sup>(11)</sup>

#### where

28

V<sub>I PP</sub> = peak-to-peak voltage at the load

Consolidating 方程式 8 to 方程式 11 allows the required peak-to-peak voltage at the load to be expressed as a function of the crest factor, the load impedance, and the power at the load, as given by 方程式 12:

$$V_{LPP} = 2 \times CF \times \sqrt{(1 \text{ mW}) \times R_{L} \times 10 \frac{P_{L}}{10}}$$
(12)

V<sub>LPP</sub> is usually computed for a nominal line impedance and can be taken as a fixed design target.

The next step in the design is to compute the individual amplifier output voltage and currents as a function of peak-to-peak voltage on the line and transformer-turns ratio.

When this turns ratio changes, the minimum allowed supply voltage also changes. The peak current in the amplifier output is given by 方程式 13:

Copyright © 2022 Texas Instruments Incorporated





$$\pm I_{P} = \frac{1}{2} \times \frac{2 \times V_{LPP}}{n} \times \frac{1}{4 R_{N}}$$

where

- V<sub>PP</sub> is as defined in 方程式 12, and
- R<sub>M</sub> is as defined in 方程式 7 and 图 8-5



#### 图 8-5. Driver Peak Output Voltage

With the previous information available, a supply voltage and the turns ratio desired for the transformer can now be selected, and the headroom for the THS6212 can be calculated.

The model shown in 图 8-6 can be described with 方程式 14 and 方程式 15 as:

1. The available output swing:

$$V_{PP} = V_{CC} - (V_1 + V_2) - I_P \times (R_1 + R_2)$$
(14)

2. Or as the required supply voltage:

$$V_{CC} = V_{PP} + (V_1 + V_2) + I_P \times (R_1 + R_2)$$
(15)

The minimum supply voltage for power and load requirements is given by 方程式 15.

 $V_1$ ,  $V_2$ ,  $R_1$ , and  $R_2$  are given in  $\frac{1}{2}$  8-1 for the ±14-V operation.



图 8-6. Line Driver Headroom Model

表 8-1. Line Driver Headroom Model Va	alues
--------------------------------------	-------

Vs	V <sub>1</sub>	R <sub>1</sub>	V <sub>2</sub>	R <sub>2</sub>
±14 V	1 V	0.6 Ω	1 V	<b>1.2</b> Ω

(13)

When using a synthetic output impedance circuit (see 图 8-4), a significant drop in bandwidth occurs from the specification provided in the *Electrical Characteristics* tables. This apparent drop in bandwidth for the differential signal is a result of the apparent increase in the feedback transimpedance for each amplifier. This feedback transimpedance equation is given by 方程式 16:

$$Z_{FB} = R_{F} \times \frac{1 + 2 \times \frac{R_{S}}{R_{L}} + \frac{R_{S}}{R_{P}}}{1 + 2 \times \frac{R_{S}}{R_{L}} + \frac{R_{S}}{R_{P}} - \frac{R_{F}}{R_{P}}}$$
(16)

To increase the 0.1-dB flatness to the frequency of interest, adding a serial RC in parallel with the gain resistor may be needed, as shown in 🕅 8-7.



图 8-7. 0.1-dB Flatness Compensation Circuit

#### 8.2.2.2.2 Computing Total Driver Power for Line-Driving Applications

The total internal power dissipation for the THS6212 in a line-driver application is the sum of the quiescent power and the output stage power. The THS6212 holds a relatively constant quiescent current versus supply voltage—giving a power contribution that is simply the quiescent current times the supply voltage used (the supply voltage is greater than the solution given in 方程式 15). The total output stage power can be computed with reference to 图 8-8.



图 8-8. Output Stage Power Model

The two output stages used to drive the load of 图 8-5 are shown as an H-Bridge in 图 8-8. The average current drawn from the supply into this H-Bridge and load is the peak current in the load given by 方程式 13 divided by the crest factor (CF) for the signal modulation. This total power from the supply is then reduced by the power in



 $R_T$ , leaving the power dissipated internal to the drivers in the four output stage transistors. That power is simply the target line power used in  $\overline{\beta}$ 程式 8 plus the power lost in the matching elements ( $R_M$ ). In the following examples, a perfect match is targeted giving the same power in the matching elements as in the load. The output stage power is then set by  $\overline{\beta}$ 程式 17.

$$\mathsf{P}_{\mathsf{OUT}} = \frac{\mathsf{I}_{\mathsf{P}}}{\mathsf{CF}} \times \mathsf{V}_{\mathsf{CC}} - 2\mathsf{P}_{\mathsf{L}} \tag{17}$$

The total amplifier power is then given by 方程式 18:

$$P_{TOT} = I_{Q} \times V_{CC} + \frac{I_{P}}{CF} \times V_{CC} - 2P_{L}$$
(18)

For the example given by  $\mathbb{R}$  8-4, the peak current is 159 mA for a signal that requires a crest factor of 5.6 with a target line power of 20.5 dBm into a 100- $\Omega$  load (115 mW).

With a typical quiescent current of 19.5 mA and a nominal supply voltage of ±14 V, the total internal power dissipation for the solution of 图 8-4 is given by 方程式 19:

$$P_{TOT} = 19.5 \text{mA}(28 \text{ V}) + \frac{159 \text{mA}}{5.6}(28 \text{ V}) - 2(115 \text{mW}) = 1111 \text{mW}$$
(19)

### 8.3 What To Do and What Not to Do

#### 8.3.1 What To Do

- Include a thermal design at the beginning of the project.
- Use well-terminated transmission lines for all signals.
- Use solid metal layers for the power supplies.
- Keep signal lines as straight as possible.
- Use split supplies where required.

#### 8.3.2 What Not to Do

- Use a lower supply voltage than necessary.
- Use thin metal traces to supply power.
- · Forget about the common-mode response of filters and transmission lines.

### 9 Power Supply Recommendations

The THS6212 is designed to operate optimally using split power supplies. The device has a very wide supply range of 10 V to 28 V to accommodate many different application scenarios. Choose power-supply voltages that allow for adequate swing on both the inputs and outputs of the amplifier to prevent affecting device performance. The ground pin provides the ground reference for the control pins and must be within  $V_{S-}$  to  $(V_{S+} - 5 V)$  for proper operation.



### 10 Layout

### 10.1 Layout Guidelines

Achieving optimum performance with a high-frequency amplifier such as the THS6212 requires careful attention to board layout parasitic and external component types. Recommendations that optimize performance include:

- Minimize parasitic capacitance to any ac ground for all signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability; on the noninverting input, this capacitance can react with the source impedance to cause unintentional band limiting. To reduce unwanted capacitance, a window around the signal I/O pins must be opened in all ground and power planes around these pins. Otherwise, ground and power planes must be unbroken elsewhere on the board.
- 2. Minimize the distance (less than 0.25 in, or 6.35 mm) from the power-supply pins to high-frequency 0.1-μF decoupling capacitors. At the device pins, the ground and power plane layout must not be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. The power-supply connections must always be decoupled with these capacitors. An optional supply decoupling capacitor across the two power supplies (for bipolar operation) improves second-harmonic distortion performance. Larger (2.2 μF to 6.8 μF) decoupling capacitors, effective at lower frequencies, must also be used on the main supply pins. These capacitors can be placed somewhat farther from the device and can be shared among several devices in the same area of the PCB.
- 3. Careful selection and placement of external components preserve the high-frequency performance of the THS6212. Resistors must be of a very low reactance type. Surface-mount resistors work best and allow a tighter overall layout. Metal film and carbon composition, axially-leaded resistors can also provide good high-frequency performance.

Again, keep leads and PCB trace length as short as possible. Never use wire-wound type resistors in a high-frequency application. Although the output pin and inverting input pin are the most sensitive to parasitic capacitance, always position the feedback and series output resistor, if any, as close as possible to the output pin. Other network components, such as noninverting input termination resistors, must also be placed close to the package. Where double-side component mounting is allowed, place the feedback resistor directly under the package on the other side of the board between the output and inverting input pins. The frequency response is primarily determined by the feedback resistor value as described in the Wideband Current-Feedback Operation *Detailed Design Procedure* section. Increasing the value reduces the bandwidth, whereas decreasing the value leads to a more peaked frequency response. The 1.24-k  $\Omega$  feedback resistor used in the *Typical Characteristics* sections at a gain of 10 V/V on 28-V supplies is a good starting point for design. Note that a 1.5-k  $\Omega$  feedback resistor, rather than a direct short, is recommended for a unity-gain follower application. A current-feedback op amp requires a feedback resistor to control stability even in the unity-gain follower configuration.

4. Connections to other wideband devices on the board can be made with short direct traces or through onboard transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Relatively wide traces (50 mils to 100 mils [0.050 in to 0.100 in, or 1.27 mm to 2.54 mm]) must be used, preferably with ground and power planes opened up around them. Estimate the total capacitive load and set  $R_S$  from the recommended  $R_S$  versus capacitive load plots (see [8] 6-10). Low parasitic capacitive loads (less than 5 pF) may not need an isolation resistor because the THS6212 is nominally compensated to operate with a 2-pF parasitic load. If a long trace is required, and the 6-dB signal loss intrinsic to a doubly-terminated transmission line is acceptable, implement a matched-impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques). A 50-  $\Omega$  environment is not necessary on board; in fact, a higher impedance environment improves distortion (see the distortion versus load plots). With a characteristic board trace impedance defined based on board material and trace dimensions, a matching series resistor into the trace from the output of the THS6212 is used, as well as a terminating shunt resistor at the input of the destination device. Remember also that the terminating impedance is the parallel combination of the shunt resistor and the input impedance of the destination device.



This total effective impedance must be set to match the trace impedance. The high output voltage and current capability of the THS6212 allows multiple destination devices to be handled as separate transmission lines, each with their own series and shunt terminations. If the 6-dB attenuation of a doubly-terminated transmission line is unacceptable, a long trace can be series-terminated at the source end only.

Treat the trace as a capacitive load in this case and set the series resistor value as shown in the recommended  $R_S$  versus capacitive load plots. However, this configuration does not preserve signal integrity as well as a doubly-terminated line. If the input impedance of the destination device is low, there is some signal attenuation as a result of the voltage divider formed by the series output into the terminating impedance.

- 5. Socketing a high-speed part such as the THS6212 is not recommended. The additional lead length and pinto-pin capacitance introduced by the socket can create an extremely troublesome parasitic network, and can make achieving a smooth, stable frequency response almost impossible. Best results are obtained by soldering the THS6212 directly onto the board.
- 6. Solder the exposed thermal pad to a heat-spreading power or ground plane. This pad is electrically isolated from the die, but must be connected to a power or ground plane and not floated.



### 10.2 Layout Example



图 10-1. THS6212EVM Top Layer Example





图 10-2. THS6212EVM Bottom Layer Example



### **11 Device and Documentation Support**

### **11.1 Documentation Support**

#### 11.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, THS6214 Dual-Port, Differential, VDSL2 Line Driver Amplifiers data sheet
- Texas Instruments, THS6222 8-V to 32-V, Differential Broadband HPLC Line Driver With Common-Mode Buffer data sheet

### 11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 11.3 支持资源

TI E2E<sup>™</sup> 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 11.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### **11.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
THS6212IRHFR	ACTIVE	VQFN	RHF	24	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	THS6212	Samples
THS6212IRHFT	ACTIVE	VQFN	RHF	24	250	RoHS & Green	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	THS6212	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

27-Oct-2021



Texas

\*All dimensions are nominal

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS6212IRHFR	VQFN	RHF	24	3000	330.0	12.4	4.3	5.3	1.1	8.0	12.0	Q1
THS6212IRHFR	VQFN	RHF	24	3000	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
THS6212IRHFT	VQFN	RHF	24	250	180.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
THS6212IRHFT	VQFN	RHF	24	250	180.0	12.5	4.3	5.3	1.1	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

17-Apr-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS6212IRHFR	VQFN	RHF	24	3000	338.0	355.0	50.0
THS6212IRHFR	VQFN	RHF	24	3000	367.0	367.0	35.0
THS6212IRHFT	VQFN	RHF	24	250	210.0	185.0	35.0
THS6212IRHFT	VQFN	RHF	24	250	205.0	200.0	33.0

# **RHF0024A**



# **PACKAGE OUTLINE**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **RHF0024A**

# **EXAMPLE BOARD LAYOUT**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **RHF0024A**

# **EXAMPLE STENCIL DESIGN**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司