

🕳 Order

Now





ZHCSGY4A -JULY 2017-REVISED OCTOBER 2017

# **TPS2001D** 限流配电开关

Technical

Documents

## 3 说明

🧷 Tools &

Software

TPS2001D 配电开关专门用于可能会出现高电容负载 和短路的 应用 ,例如 USB。

Support &

Community

22

当输出负载超过电流限制阈值时,TPS2001D通过运 行在恒定电流模式下来将输出电流限制在安全的水平。 这就在所有条件下提供了一个可预计的故障电流。发生 输出短路后,快速过载响应时间有利于缓解 5V 主电源 的压力以提供稳定电源。通过控制电源开关的上升时间 和下降时间,可以大大减少开关切换期间的电流涌入。


器件信息
------

器件型号	封装	封装尺寸(标称值)
TROOMAR	VSSOP (8)	3.00mm × 3.00mm
TPS2001D	SOT-23 (5)	2.90mm x 1.60mm

(1) 如需了解所有可用封装,请参阅产品说明书末尾的可订购产品 附录。



- 单一电源开关系列
- 2A额定电流
- +20% 精确、固定、恒定电流限制
- 快速过流响应: 2µs
- 去尖峰脉冲故障报告
- 输出放电
- 反向电流阻断
- 内置软启动 •
- 环境温度范围: -40℃ 至 85℃
- 经 UL 检测和认证以及 CB 认证-文件号E169910 •
- 2 应用
- USB 端口和集线器、笔记本电脑和台式计算机
- 高清数字电视
- 机顶盒
- 短路保护



Copyright © 2017, Texas Instruments Incorporated

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

#### **TPS2001D**

ZHCSGY4A-JULY 2017-REVISED OCTOBER 2017

## 目录

1	特性	
2	应用	1
3	说明	1
4	修订	历史记录 2
5	Dev	ice Comparison Table 3
6	Pin	Configuration and Functions 3
7	Spe	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	ESD Ratings 4
	7.3	Recommended Operating Conditions 4
	7.4	Thermal Information 4
	7.5	Electrical Characteristics: $T_J = T_A = 25^{\circ}C5$
	7.6	Electrical Characteristics: $-40^{\circ}C \le T_{J} \le 125^{\circ}C6$
	7.7	Timing Requirements: $T_J = T_A = 25^{\circ}C$
	7.8	Typical Characteristics 8
8	Deta	ailed Description 10
	8.1	Overview 10
	8.2	Functional Block Diagram 10

## 4 修订历史记录

CI	hanges from Original (July 2017) to Revision A	Page
•	Changed R <sub>DS(on)</sub> TYP from 72 to 66 and added MAX 77 for DBV package	5
•	Added $R_{DS(on)}$ MAX 77 for DBV package for 2-A rated output, $-40^{\circ}C \le (T_J, T_A) \le 85^{\circ}C$ condition	5
•	Changed R <sub>DS(on)</sub> TYP from 72 to 66 for DBV package for 2-A rated output, and added MAX 106	6

www.ti.com.cn 8.3 Feature Description..... 10 8.4 Device Functional Modes...... 12 Application and Implementation ...... 13 9 9.1 Application Information..... 13 9.2 Typical Application ...... 13 10 Power Supply Recommendations ...... 15 11 11.1 Layout Guidelines ..... 15 11.2 Layout Example ..... 15 11.3 Power Dissipation and Junction Temperature ..... 16 12 器件和文档支持 ...... 17 12.1 接收文档更新通知 ..... 17 12.2 社区资源......17 商标......17 12.3 静电放电警告...... 17 12.4 12.5 Glossary ..... 17

13 机械、封装和可订购信息...... 17

EXAS STRUMENTS

2



#### www.ti.com.cn


#### ZHCSGY4A-JULY 2017-REVISED OCTOBER 2017


## 5 Device Comparison Table<sup>(1)</sup>

MAXIMUM OPERATING CURRENT	OUTPUT DISCHARGE	ENABLE
2 A	Yes	High

(1) For the most current packaging and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

## 6 Pin Configuration and Functions





#### **Pin Functions - DGK Package**

PIN   NAME NO.		1/0	DESCRIPTION		
		I/O			
EN	4	I	Enable input, logic high turns on power switch		
FLT	5	0	tive-low open-drain output, asserted during overcurrent, or overtemperature conditions		
GND	1	_	round connection		
IN	2, 3	PWR	Input voltage and power-switch drain; connect a $0.1\mathchar`\mu F$ or greater ceramic capacitor from IN to GND close to the IC		
OUT	6, 7, 8	PWR	Power-switch output, connect to load		

#### **Pin Functions - DBV Package**

PIN   NAME NO.		1/0	DESCRIPTION		
		1/0			
EN or EN	4	I	Enable input, logic high turns on power switch		
FLT	3	0	ve-low open-drain output, asserted during overcurrent, or overtemperature conditions		
GND	2		ound connection		
IN	5	PWR	Input voltage and power-switch drain; connect a $0.1\mathchar`\mu F$ or greater ceramic capacitor from IN to GND close to the IC		
OUT	1	PWR	Power-switch output, connect to load		



www.ti.com.cn

## 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)(3)</sup>

	MIN	MAX	UNIT
Voltage on IN, OUT, EN, FLT (4)	-0.3	6	V
Voltage from IN to OUT	-6	6	V
Maximum junction temperature, T <sub>J</sub>	Internally Limited		
Storage temperature, T <sub>stg</sub>	-60	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Absolute maximum ratings apply over recommended junction temperature range.

(3) Voltages are with respect to GND unless otherwise noted.

(4) See Input and Output Capacitance.

## 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
	Flastrastatia disabarga	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>		V
	IEC 61000-4-2 contact discharge	±8000	V	
		IEC 61000-4-2 air-gap discharge <sup>(3)</sup>	±15000	Ĩ

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

(3) V<sub>OUT</sub> was surged on a PCB with input and output bypassing per the <u>典型应用图</u> on the first page (except input capacitor was 22 μF) with no device failures.

## 7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input voltage, IN	4.5		5.5	V
$V_{EN}$	Input voltage, EN	0		5.5	V
$V_{\text{IH}}$	High-level input voltage, EN	2			V
VIL	Low-level input voltage, EN			0.7	V
I <sub>OUT</sub>	Continuous output current, OUT <sup>(1)</sup>			2	А
TJ	Operating junction temperature	-40		125	°C
IFLT	Sink current into FLT	0		5	mA

(1) Some package and current rating may request an ambient temperature derating of 85°C.

## 7.4 Thermal Information

			TPS2001D	
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	DGK (VSSOP)	UNIT
		5 PINS	8 PINS	_
$R_{ ext{ heta}JA}$	Junction-to-ambient thermal resistance	220.4	205.5	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	89.7	94.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	46.9	126.9	°C/W
тιΨ	Junction-to-top characterization parameter	5.2	24.7	°C/W
ΨJB	Junction-to-board characterization parameter	46.2	125.2	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	—	_	°C/W
$R_{\theta JA}Custom$	See Power Dissipation and Junction Temperature	134.9	110.3	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



www.ti.com.cn

## 7.5 Electrical Characteristics: $T_J = T_A = 25^{\circ}C$

Unless otherwise noted:  $V_{IN} = 5 V$ ,  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 0 A$ . See *Device Comparison Table*<sup>(1)</sup> for the rated current of each part number. Parametrics over a wider operational range are shown in *Electrical Characteristics:*  $-40^{\circ}C \le T_J \le 125^{\circ}C^{(2)}$ .

	PARAMETER	TEST CONDITIONS	;(2)	MIN	TYP	MAX	UNIT	
POWER	SWITCH							
		2-A rated output, 25°C	DGK		72	84	mΩ	
2		2-A rated output, −40°C ≤ $(T_J, T_A)$ ≤ 85°C	DGK		66	98	mΩ	
R <sub>DS(on)</sub>	Input – output resistance	2-A rated output, 25°C	DBV		66	77	mΩ	
		2-A rated output, $-40^{\circ}C \le (T_J, T_A) \le 85^{\circ}C$	DBV		66	90	mΩ	
CURRE	NT LIMIT							
$I_{OS}^{(3)}$	Current limit, See Figure 6	2-A rated output		2.35	2.9	3.4	А	
SUPPLY	CURRENT							
	I <sub>OUT</sub> = 0 A			0.01	1			
I <sub>SD</sub>	Supply current, switch disabled	$-40^{\circ}C \le (T_{J}, T_{A}) \le 85^{\circ}C, V_{IN} = 5.5 \text{ V}, I_{C}$	<sub>DUT</sub> = 0 A			2	μA	
	Cupply surrent switch enchied	I <sub>OUT</sub> = 0 A			60	70		
I <sub>SE</sub>	Supply current, switch enabled	$-40^{\circ}\text{C} \le (\text{T}_{\text{J}} \text{ , } \text{T}_{\text{A}}) \le 85^{\circ}\text{C}, \text{ V}_{\text{IN}} = 5.5 \text{ V}, \text{ I}_{\text{C}}$	<sub>DUT</sub> = 0 A			85	μA	
		$V_{OUT} = 0 V, V_{IN} = 5 V$ , disabled, measu	re I <sub>VIN</sub>		0.05	1		
l <sub>lkg</sub>	Leakage current	$\label{eq:VIN} \begin{array}{l} -40^{\circ}C \leq (T_{\rm J} \ , \ T_{\rm A}) \leq 85^{\circ}C, \ V_{\rm OUT} = 0 \ V, \\ V_{\rm IN} = 5 \ V, \ disabled, \ measure \ I_{\rm VIN} \end{array}$	$-40^{\circ}C \le (T_{J}, T_{A}) \le 85^{\circ}C, V_{OUT} = 0 V,$			2	μA	
		$V_{OUT}$ = 5 V, $V_{IN}$ = 0 V, measure $I_{VOUT}$			0.1	1		
I <sub>REV</sub> Reverse leakage current		$-40^{\circ}C \le (T_{J}, T_{A}) \le 85^{\circ}C, V_{OUT} = 5 \text{ V}, \text{ V}$ I <sub>VOUT</sub>	V <sub>IN</sub> = 0 V, measure			5	μA	
OUTPU	T DISCHARGE							
R <sub>PD</sub>	Output pulldown resistance <sup>(4)</sup>	$V_{IN} = V_{OUT} = 5 V$ , disabled		400	470	600	Ω	

(1) For the most current packaging and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) Pulsed testing techniques maintain junction temperature approximately equal to ambient temperature

(3) See Current Limit section for explanation of this parameter.

(4) These parameters are provided for reference only, and do not constitute part of TI's published device specifications for purposes of TI's product warranty.

AS RUMENTS

www.ti.com.cn

## 7.6 Electrical Characteristics: $-40^{\circ}C \le T_{J} \le 125^{\circ}C$

Unless otherwise noted:4.5 V  $\leq$  V<sub>IN</sub>  $\leq$  5.5 V, V<sub>EN</sub> = V<sub>IN</sub>, I<sub>OUT</sub> = 0 A, typical values are at 5 V and 25°C.

	PARAMETER	TEST CONDITIO	MIN	TYP	MAX	UNIT	
POWER	SWITCH						
<b>D</b>		2-A rated output	DGK		72	112	mΩ
R <sub>DS(ON)</sub>	Input – output resistance	2-A rated output	DBV		66	106	mΩ
ENABLE	E INPUT (EN)						
	Threshold	Input rising		1	1.45	2	V
	Hysteresis			0.07	0.13	0.2	V
	Leakage current	$V_{EN} = 0 V \text{ or } 5.5 V$		-1	0	1	μA
CURREN	NT LIMIT						
I <sub>OS</sub> <sup>(2)</sup>	Current limit, See Figure 20	2-A rated output		2.3	2.9	3.6	А
t <sub>ios</sub>	Short-circuit response time <sup>(3)</sup>	$\label{eq:VIN} \begin{array}{l} V_{\text{IN}} = 5 \ V \ (\text{see Figure 6}), \\ \text{One-half full load} \rightarrow R_{\text{SHORT}} = 50 \ \text{ms} \\ \text{Measure from application to when contained to the final value} \end{array}$		2		μs	
SUPPLY	CURRENT						
I <sub>SD</sub>	Supply current, switch disabled	I <sub>OUT</sub> = 0 A		0.01	10	μA	
I <sub>SE</sub>	Supply current, switch enabled	I <sub>OUT</sub> = 0 A		65	90	μA	
I <sub>REV</sub>	Reverse leakage current	DUT		0.2	20	μA	
	VOLTAGE LOCKOUT						
V <sub>UVLO</sub>	Rising threshold	V <sub>IN</sub> ↑		3.5	3.75	4	V
	Hysteresis <sup>(3)</sup>	V <sub>IN</sub> ↓			0.14		V
FLT							
	Output low voltage, FLT	I <sub>FLT</sub> = 1 mA				0.2	V
	OFF-state leakage	$V_{\overline{FLT}} = 5.5 V$				1	μA
t <sub>FLT</sub>	FLT deglitch	FLT assertion or deassertion deglitc	h	6	9	12	ms
OUTPUT	T DISCHARGE		1				
R <sub>PD</sub>	Output pulldown resistance	$V_{IN}$ = 4 V, $V_{OUT}$ = 5 V, disabled	350	560	1200	Ω	
טיי		300	470	800	32		
THERMA	AL SHUTDOWN						
	Rising threshold (T <sub>1</sub> )	In current limit		135			
	- · · · ·	Not in current limit		155			°C
	Hysteresis <sup>(3)</sup>				20		

(1) Pulsed testing techniques maintain junction temperature approximately equal to ambient temperature

 (2) See *Current Limit* for explanation of this parameter.
 (3) These parameters are provided for reference only, and do not constitute part of TI's published device specifications for purposes of TI's product warranty.

## 7.7 Timing Requirements: $T_J = T_A = 25^{\circ}C$

			MIN	NOM	MAX	UNIT
ENAB	LE INPUT (EN)					
t <sub>ON</sub>	Turnon time	$V_{IN} = 5 \text{ V}, \text{ C}_L = 1 \mu\text{F}, \text{ R}_L = 100 \Omega, \text{ EN } \uparrow.$ See Figure 1, Figure 3, and Figure 4	1.2	1.7	2.2	ms
t <sub>OFF</sub>	Turnoff time	$V_{IN} = 5 \text{ V}, \text{ C}_L = 1 \ \mu\text{F}, \text{ R}_L = 100 \ \Omega, \text{ EN } \downarrow.$ See Figure 1, Figure 3, and Figure 4	1.7	2.1	2.5	ms
t <sub>R</sub>	Rise time, output	$C_L$ = 1 µF, $R_L$ = 100 Ω, $V_{IN}$ = 5 V. See Figure 2	0.5	0.7	1	ms
t <sub>F</sub>	Fall time, output	$C_L$ = 1 µF, R <sub>L</sub> = 100 Ω, V <sub>IN</sub> = 5 V. See Figure 2	0.3	0.43	0.55	ms





Figure 1. Output Rise and Fall Test Load








Figure 3. Enable Timing, Active High Enable




Figure 4. Enable Timing, Active Low Enable




Figure 5. Output Short-Circuit Parameters





Figure 6. Output Characteristic Showing Current Limit

TEXAS INSTRUMENTS

www.ti.com.cn

## 7.8 Typical Characteristics






#### www.ti.com.cn

#### ZHCSGY4A-JULY 2017-REVISED OCTOBER 2017

### **Typical Characteristics (continued)**






## 8 Detailed Description

### 8.1 Overview

The TPS2001D is a current-limited, power-distribution switch providing 2-A continuous load current in 5-V circuits. The device uses an N-channel MOSFET for low resistance, maintaining voltage regulation to the load. It is designed for applications where short circuits or heavy capacitive loads are encountered. Device features include enable, reverse blocking when disabled, output discharge pulldown, overcurrent protection, overtemperature protection, and deglitched fault reporting.

## 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

Figure 19. TPS2001D Block Diagram

## 8.3 Feature Description

#### 8.3.1 Undervoltage Lockout

The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turnon threshold. Built-in hysteresis prevents unwanted ON/OFF cycling due to input voltage drop from large current surges. FLT is high impedance when the TPS2001D is in UVLO.

#### 8.3.2 Enable

The logic enable input (EN), controls the power switch, bias for the charge pump, driver, and other circuits. The supply current is reduced to less than 1  $\mu$ A when the TPS2001D is disabled. Disabling the TPS2001D immediately clears an active FLT indication. The enable input is compatible with both TTL and CMOS logic levels.

The turnon and turnoff times ( $t_{ON}$ ,  $t_{OFF}$ ) are composed of a delay and a rise or fall time ( $t_R$ ,  $t_F$ ). The delay times are internally controlled. The rise time is controlled by both the TPS2001D and the external loading (especially capacitance). Its fall time is controlled by the loading (R and C), and the output discharge ( $R_{PD}$ ). An output load consisting of only a resistor experiences a fall time set by the device. An output load with parallel R and C elements experiences a fall time determined by the (R × C) time constant if it is longer than the  $t_F$ .

The enable must not be left open, and may be tied to VIN or GND depending on the device.



#### www.ti.com.cn

#### 8.3.3 Internal Charge Pump

**TPS2001D** 

The device incorporates an internal charge pump and gate drive circuitry necessary to drive the N-channel MOSFET. The charge pump supplies power to the gate driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The driver incorporates circuitry that controls the rise and fall times of the output voltage to limit large current and voltage surges on the input supply, and provides built-in soft-start functionality. The MOSFET power switch blocks current from OUT to IN when turned off by the UVLO or disabled.

### 8.3.4 Current Limit

The device responds to overloads by limiting output current to the static  $I_{OS}$  levels shown in *Electrical Characteristics:*  $T_J = T_A = 25^{\circ}C$ . When an overload condition is present, the device maintains a constant output current, with the output voltage determined by ( $I_{OS} \times R_{LOAD}$ ). Two possible overload conditions can occur. The first overload condition occurs when either:

- 1. input voltage is first applied, enable is true, and a short circuit is present (load which draws  $I_{OUT} > I_{OS}$ )
- 2. input voltage is present and the TPS2001D is enabled into a short circuit.

The output voltage is held near zero potential with respect to ground and the TPS2001D ramps the output current to  $I_{OS}$ . The TPS2001D limits the current to  $I_{OS}$  until the overload condition is removed or the device begins to thermal cycle.

The second condition is when an overload occurs while the device is enabled and fully turned on. The device responds to the overload condition within  $t_{IOS}$  (Figure 5 and Figure 6) when the specified overload (see *Electrical Characteristics:*  $-40^{\circ}C \le T_J \le 125^{\circ}C$ ) is applied. The response speed and shape varies with the overload level, input circuit, and rate of application. The current limit response will vary between simply settling to  $I_{OS}$ , or turnoff and controlled return to  $I_{OS}$ . Similar to the previous case, the TPS2001D limits the current to  $I_{OS}$  until the overload condition is removed or the device begins to thermal cycle.

The TPS2001D thermal cycles if an overload condition is present long enough to activate thermal limiting in any of the above cases. This is due to the relatively large power dissipation  $[(V_{IN} - V_{OUT}) \times I_{OS}]$  driving the junction temperature up. The device turns off when the junction temperature exceeds 135°C (minimum) while in current limit. The device remains off until the junction temperature cools 20°C and then restarts.

There are two kinds of current limit profiles typically available in TI switch products that are similar to the TPS2001D. Many older designs have an output I vs V characteristic similar to the plot labeled *Current Limit with Peaking* in Figure 20. This type of limiting can be characterized by two parameters, the current limit corner ( $I_{OC}$ ), and the short circuit current ( $I_{OS}$ ).  $I_{OC}$  is often specified as a maximum value. The TPS2001D family of parts does not present noticeable peaking in the current limit, corresponding to the characteristic labeled *Flat Current Limit* in Figure 20. This is why the  $I_{OC}$  parameter is not present in *Electrical Characteristics:*  $-40^{\circ}C \le T_J \le 125^{\circ}C$ .




Figure 20. Current Limit Profiles



www.ti.com.cn

### Feature Description (continued)

## 8.3.5 FLT

The  $\overline{FLT}$  open-drain output is asserted (active low) during an overload or overtemperature condition. A 9-ms deglitch on both the rising and falling edges avoids false reporting at start-up and during transients. A current limit condition shorter than the deglitch period clears the internal timer upon termination. The deglitch timer does not integrate multiple short overloads and declare a fault. This is also true for exiting from a faulted state. An input voltage with excessive ripple and large output capacitance may interfere with operation of  $\overline{FLT}$  around  $I_{OS}$  as the ripple drives the device in and out of current limit.

If the TPS2001D is in current limit and the overtemperature circuit goes active, FLT goes true immediately; however, the exiting this condition is deglitched. FLT is tripped just as the knee of the constant-current limiting is entered. Disabling the TPS2001D clears an active FLT as soon as the switch turns off. FLT is high impedance when the TPS2001D is disabled or in undervoltage lockout (UVLO).

### 8.3.6 Output Discharge

A 470- $\Omega$  (typical) output discharge dissipates stored charge and leakage current on OUT when the TPS2001D is in UVLO or disabled. The pulldown circuit loses bias gradually as V<sub>IN</sub> decreases, causing a rise in the discharge resistance as V<sub>IN</sub> falls towards 0 V. The output is be controlled by an external loadings when the device is in ULVO or disabled.

### 8.4 Device Functional Modes

There are no other functional modes.



## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TPS2001D current-limited power switch uses an N-channel MOSFET in applications requiring continuous load current. The device enters constant-current mode when the load exceeds the current limit threshold.

## 9.2 Typical Application




Figure 21. Typical Application Schematic

#### 9.2.1 Design Requirements

For this design example, use the following input parameters:

- 1. The TPS2001D operates from a 5-V to  $\pm 0.5$ -V input rail.
- 2. What is the normal operation current, for example, the maximum allowable current drawn by portable equipment for USB 3.0 port is 900 mA, so the normal operation current is 900 mA, and the minimum current limit of power switch must exceed 900 mA to avoid false trigger during normal operation.
- 3. What is the maximum allowable current provided by up-stream power, the maximum current limit of power switch that must lower it to ensure power switch can protect the up-stream power when overload is encountered at the output of power switch.

#### 9.2.2 Detailed Design Procedure

To begin the design process a few parameters must be decided upon. The designer must know the following:

- 1. Normal input operation voltage
- 2. Output continuous current
- 3. Maximum up-stream power supply output current

#### 9.2.2.1 Input and Output Capacitance

Input and output capacitance improves the performance of the device; the actual capacitance must be optimized for the particular application. For all applications, TI recommends placing a  $0.1-\mu$ F or greater ceramic bypass capacitor between IN and GND, as close to the device as possible for local noise decoupling.


All protection circuits have the potential for input voltage overshoots and output voltage undershoots.



## **Typical Application (continued)**

Input voltage overshoots can be caused by either of two effects. The first cause is an abrupt application of input voltage in conjunction with input power bus inductance and input capacitance when the IN terminal is high impedance (before turnon). Theoretically, the peak voltage is 2x the applied. The second cause is due to the abrupt reduction of output short-circuit current when the TPS2001D turns off and energy stored in the input inductance drives the input voltage high. Input voltage droops may also occur with large load steps; and, as the TPS2001D output is shorted. Applications with large input inductance (for example, connecting the evaluation board to the bench power-supply through long cables) may require large input capacitance to reduce the voltage overshoot from exceeding the absolute maximum voltage of the device. The fast current limit speed of the TPS2001D responding to hard output short circuits isolates the input bus from faults. However, ceramic input capacitance in the range of 1  $\mu$ F to 22  $\mu$ F adjacent to the TPS2001D input aids in both speeding the response time and limiting the transient seen on the input power bus. Momentary input transients to 6.5 V are permitted.

Output voltage undershoot is caused by the inductance of the output power bus just after a short has occurred and the TPS2001D has abruptly reduced OUT current. Energy stored in the inductance drives the OUT voltage down and potentially negative as it discharges. Applications with large output inductance (such as from a cable) benefit from use of a high-value output capacitor to control the voltage undershoot. When implementing USB standard applications, a 120-µF minimum output capacitance is required. Typically a 150-µF electrolytic capacitor is used, which is sufficient to control voltage undershoots. However, if the application does not require 120 µF of capacitance, and there is potential to drive the output negative, then TI recommends a minimum of 10-µF ceramic capacitance on the output. The voltage undershoot must be controlled to less than 1.5 V for 10 µs.



### 9.2.3 Application Curves



## **10 Power Supply Recommendations**

Design of the devices is for operation from an input voltage supply range of 4.5 V to 5.5 V. The current capability of the power supply should exceed the maximum current limit of the power switch.


## 11 Layout

www.ti.com.cn

## 11.1 Layout Guidelines

- 1. Place the 100-nF bypass capacitor near the IN and GND pins, and make the connections using a low inductance trace.
- Place at least 10-μF low ESR ceramic capacitor near the OUT and GND pins, and make the connections using a low inductance trace.

## 11.2 Layout Example



www.ti.com.cn

## 11.3 Power Dissipation and Junction Temperature

It is good design practice to estimate power dissipation and maximum expected junction temperature of the TPS2001D. The system designer can control choices of package, proximity to other power dissipating devices, and printed-circuit board (PCB) design based on these calculations. These have a direct influence on maximum junction temperature. Other factors, such as airflow and maximum ambient temperature, are often determined by system considerations. It is important to remember that these calculations do not include the effects of adjacent heat sources, and enhanced or restricted air flow.

Addition of extra PCB copper area around these devices is recommended to reduce the thermal impedance and maintain the junction temperature as low as practical. The lower junction temperatures achieved by soldering the pad improve the efficiency and reliability of both the TPS2001D part and the system. The following examples were used to determine the  $\theta_{JA}$  Custom thermal impedances noted in *Thermal Information*. They were based on use of the JEDEC high-k circuit board construction (2 signal and 2 plane) with 4, 1-oz. copper weight, layers.

The  $\theta_{JA}$  is 110.3°C/W. These values may be used in Equation 1 to determine the maximum junction temperature.

As shown in Equation 1, the following procedure requires iteration because power loss is due to the internal MOSFET  $I^2 \times R_{DS(ON)}$ , and  $R_{DS(ON)}$  is a function of the junction temperature. As an initial estimate, use the  $R_{DS(ON)}$  at 125°C from the *Typical Characteristics*, and the preferred package thermal resistance for the preferred board construction from the *Thermal Information* table.

 $T_{J} = T_{A} + ((I_{OUT}^{2} \times R_{DS(ON)}) \times \theta_{JA})$ 

where

- I<sub>OUT</sub> = rated OUT pin current (A)
- $R_{DS(ON)}$  = Power switch ON-resistance at an assumed  $T_J(\Omega)$
- T<sub>A</sub> = Maximum ambient temperature (°C)
- T<sub>J</sub> = Maximum junction temperature (°C)
- $\theta_{JA}$  = Thermal resistance (°C/W)

(1)

If the calculated  $T_J$  is substantially different from the original assumption, estimate a new value of  $R_{DS(ON)}$  using the typical characteristic plot and recalculate.

If the resulting T<sub>J</sub> is not less than 125°C, try a PCB construction or a package with lower  $\theta_{JA}$ .



www.ti.com.cn

### 12 器件和文档支持

## 12.1 接收文档更新通知

要接收文档更新通知,请转至 TI.com 上的器件产品文件夹。单击右上角的通知我 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 12.2 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 **71 参考设计支持** 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

#### 12.3 商标

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### All other trademarks are the property of their respective

### 12.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损 伤。

## 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据如有变更, 恕不另行通知 和修订此文档。如欲获取此产品说明书的浏览器版本, 请参阅左侧的导航。



## PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
TPS2001DDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1E6L	Samples
TPS2001DDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1E6L	Samples
TPS2001DDGK	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1D6K	Samples
TPS2001DDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG   SN	Level-2-260C-1 YEAR	-40 to 125	1D6K	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

\*All dimensions are nominal

STRUMENTS

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2001DDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2001DDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2001DDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2001DDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

16-Jun-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2001DDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS2001DDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS2001DDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
TPS2001DDGKR	VSSOP	DGK	8	2500	356.0	356.0	35.0

## TEXAS INSTRUMENTS

www.ti.com

16-Jun-2023

## TUBE



## - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TPS2001DDGK	DGK	VSSOP	8	80	330	6.55	500	2.88

# **DBV0005A**



# **PACKAGE OUTLINE**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



# DBV0005A

# **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DBV0005A

# **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

# PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司