











**TPS22934** 

SLVSAD4B - AUGUST 2010-REVISED APRIL 2015

# Ultra-Small, Low-Input-Voltage, Low ron Load Switch With Hysteresis Control Input

#### **Features**

- Integrated Single Channel Load Switch
- Input Voltage: 1.5 V to 3.6 V
- **ON-Resistance** 
  - $r_{DS(ON)} = 63 \text{ m}\Omega \text{ at } V_{IN} = 3.6 \text{ V}$
  - $r_{DS(ON)} = 69 \text{ m}\Omega$  at  $V_{IN} = 2.5 \text{ V}$
  - $r_{DS(ON)} = 78 \text{ m}\Omega$  at  $V_{IN} = 1.8 \text{ V}$
  - $r_{DS(ON)} = 87 \text{ m}\Omega \text{ at } V_{IN} = 1.5 \text{ V}$
- 1-A Maximum Continuous Switch Current
- Integrated Hysteresis Enable Input (ON Pin) Allows Easy Power-Rail Sequencing
- Controlled Slew Rate Option: 26 µs at 3.6 V
- Quick Output Discharge Transistor
- Ultra-Small CSP-4 Package
- ESD Performance Tested Per JESD 22
  - 3000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)

# **Applications**

- **Battery-Powered Equipment**
- Portable Industrial Equipment
- Portable Medical Equipment
- Portable Media Players
- Point-of-Sales Terminals
- **GPS Devices**
- **Digital Cameras**
- Portable Instrumentation
- **Smart Phones**

# 3 Description

The TPS22934 is a small, low ON-resistance (r<sub>ON</sub>) load switch with controlled turnon. The devices contain a P-channel MOSFETs that can operate over an input voltage range of 1.5 V to 3.6 V.

The switch is controlled by an ON/OFF input (ON), which has built-in hysteresis  $(V_{TH+(typ)} = 2.35 \text{ V})$ allowing an easy use of TPS22934 in power-rail sequencing applications.

In the TPS22934 a 35- $\Omega$  on-chip load resistor is added for output quick discharge when switch is turned off.

In the TPS22934, the rise time of the device is internally controlled to avoid inrush current. The TPS22934 features a typical rise time of 26 µs with a 3.6-V input.


The the TPS22934 is available in an ultra-small **CSP** 4-pin space-saving package and characterized for operation over the free-air temperature range of -40°C to 85°C.

# Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS22934	DSBGA (4)	0.90 mm × 0.90 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## **Typical Application** 1.8-V Power-Rail Sequencing





## **Table of Contents**

1	Features 1		8.1 Overview	. 13
2	Applications 1		8.2 Functional Block Diagram	. 13
3	Description 1		8.3 Feature Description	. 13
4	Revision History2		8.4 Device Functional Modes	. 14
5	Pin Configuration and Functions	9	Applications and Implementation	15
6	Specifications4		9.1 Application Information	. 15
٠	6.1 Absolute Maximum Ratings		9.2 Typical Application	. 16
	6.2 ESD Ratings	10	Power Supply Recommendations	17
	6.3 Recommended Operating Conditions	11	Layout	17
	6.4 Thermal Information		11.1 Layout Guidelines	. 17
	6.5 Electrical Characteristics		11.2 Layout Example	. 17
	6.6 Switching Characteristics: V <sub>IN</sub> = 3.6 V		11.3 Thermal Considerations	. 18
	6.7 Switching Characteristics: V <sub>IN</sub> = 2.5 V	12	Device and Documentation Support	19
	6.8 Switching Characteristics: V <sub>IN</sub> = 1.8 V		12.1 Trademarks	. 19
	6.9 Switching Characteristics: V <sub>IN</sub> = 1.5 V		12.2 Electrostatic Discharge Caution	. 19
	6.10 Typical Characteristics		12.3 Glossary	. 19
7	Parameter Measurement Information 12	13	Mechanical, Packaging, and Orderable Information	10
8	Detailed Description 13		IIIOIIIIauoii	19

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## Changes from Revision A (June 2013) to Revision B

**Page** 


Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
Moved Operating free-air temperature row from Absolute Maximum Ratings to Recommended Operating Conditions
Deleted Dissipation Ratings table and replaced it with Thermal Information table


# Changes from Original (August 2010) to Revision A

Page



# 5 Pin Configuration and Functions





## **Pin Functions**

	PIN	I/O	DESCRIPTION				
NO.	NAME	1/0	DESCRIPTION				
A1	VOUT	0	Switch output				
A2	VIN	I	Switch input, bypass this input with a ceramic capacitor to ground				
B1	GND	_	Ground				
B2	ON	I	Switch control input, active high. Do not leave floating				

Table 1. Terminals Assignments (YZV Package)

В	ON	GND
Α	VIN	VOUT
	2	1



# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage	-0.3	4	V
$V_{OUT}$	Output voltage		$V_{IN} + 0.3$	V
$V_{ON}$	Control input voltage	-0.3	4	V
I <sub>MAX</sub>	Maximum continuous switch current, T <sub>A</sub> = -40°C to 85°C		1	Α
I <sub>PLS</sub>	Maximum pulsed switch current, 100- $\mu$ s pulse, 2% duty cycle, $T_A = -40$ °C to 85°C		1.4	Α
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±3000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM MAX	UNIT
$V_{IN}$	Input voltage	1.5	3.6	V
$V_{ON}$	Control input voltage	0	3.6	6
$V_{OUT}$	Output voltage		VII	V
C <sub>IN</sub>	Input capacitance	1 <sup>(1)</sup>		μF
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

<sup>(1)</sup> See the Input Capacitor section in Application Information.

#### 6.4 Thermal Information

		TPS22934	
	THERMAL METRIC <sup>(1)</sup>	YZV (DSBGA)	UNIT
		4 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	189.1	
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	1.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	36.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	11.3	
ΨЈВ	Junction-to-board characterization parameter	36.8	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



# 6.5 Electrical Characteristics

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature  $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$  (full). Typical values are for  $T_{A} = 25^{\circ}\text{C}$ .  $V_{IN} = 1.5 \text{ V}$  to 3.6 V.

	PARAMETER	TE	ST CONDITIONS	T <sub>A</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
I <sub>IN</sub>	Quiescent current	I <sub>OUT</sub> = 0, V <sub>IN</sub> = V <sub>ON</sub> =	= 3.6 V	Full		3.5	20	μΑ
I <sub>IN(OFF)</sub>	OFF-state supply current	V <sub>ON</sub> = GND, V <sub>OUT</sub> =	0	Full		2.5	5	μA
			V 26V	25°C		63	77	
ron			$V_{IN} = 3.6 \text{ V}$	Full			80	
			V 2.5.V	25°C		69	85	
	ON state resistance	J 2000 A	V <sub>IN</sub> = 2.5 V	Full			89	0
	ON-state resistance	$I_{OUT}$ = -200 mA $ V_{IN} = 1.8 \text{ V} $ $V_{IN} = 1.5 \text{ V} $	V 40V	25°C		78	96	
			V <sub>IN</sub> = 1.6 V	Full			100	
			V 45V	25°C		87	107	
			Full			115		
r <sub>PD</sub>	Output pulldown resistance	V <sub>IN</sub> = 3.3 V, V <sub>ON</sub> < V	T <sub>H-</sub> , I <sub>OUT</sub> = 30 mA	25°C		35	65	Ω
I <sub>ON</sub>	ON input bias current	V <sub>ON</sub> = 1.5 V to 3.6 V	or GND	Full		0.7	1.5	μΑ
UVLO	l ladom rolta do la alcourt	V <sub>IN</sub> increasing	$V_{ON} = 3.6 \text{ V},$	Full	0.8	1.05	1.4	V
UVLO	Undervoltage lockout	V <sub>IN</sub> decreasing	I <sub>OUT</sub> = -100 mA	Full	0.7	0.95	1.3	V
V <sub>TH+</sub>	Positive going ON voltage threshold	V <sub>IN</sub> = 1.5 V to 3.6 V		Full	2.1	2.35	2.7	V
V <sub>TH-</sub>	Negative going ON voltage threshold	V <sub>IN</sub> = 1.5 V to 3.6 V	V <sub>IN</sub> = 1.5 V to 3.6 V		1.3	1.45	1.6	V
$\Delta V_{TH}$	Hysteresis (V <sub>TH+</sub> – V <sub>TH-</sub> )	V <sub>IN</sub> = 1.5 V to 3.6 V		Full	0.7	0.9	1.1	V

<sup>(1)</sup> Typical values are at  $V_{IN}$  = 3.3 V and  $T_A$  = 25°C.



# 6.6 Switching Characteristics: $V_{IN} = 3.6 \text{ V}$

 $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>ON</sub>	Turnon time	$R_L = 500 \ \Omega, \ C_L = 0.1 \ \mu F$		33		μs
t <sub>OFF</sub>	Turnoff time	$R_L = 500 \ \Omega, \ C_L = 0.1 \ \mu F$		17		μs
t <sub>r</sub>	V <sub>OUT</sub> rise time	$R_L = 500 \ \Omega, \ C_L = 0.1 \ \mu F$		26		μs
t <sub>f</sub>	Vour fall time	$R_1 = 500 \ \Omega$ , $C_1 = 0.1 \ \mu F$		7.5		us

# 6.7 Switching Characteristics: $V_{IN} = 2.5 \text{ V}$

 $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>ON</sub>	Turnon time	$R_L = 500 \ \Omega, \ C_L = 0.1 \ \mu F$		42		μs
t <sub>OFF</sub>	Turnoff time	$R_L = 500 \ \Omega, \ C_L = 0.1 \ \mu F$		17		μs
t <sub>r</sub>	V <sub>OUT</sub> rise time	$R_L = 500 \ \Omega, \ C_L = 0.1 \ \mu F$		31		μs
t <sub>f</sub>	V <sub>OUT</sub> fall time	$R_L = 500 \ \Omega, \ C_L = 0.1 \ \mu F$		8		μs

# 6.8 Switching Characteristics: V<sub>IN</sub> = 1.8 V

 $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>ON</sub>	Turnon time	$R_L = 500 \ \Omega, \ C_L = 0.1 \ \mu F$		54		μs
t <sub>OFF</sub>	Turnoff time	$R_L = 500 \ \Omega, \ C_L = 0.1 \ \mu F$		15		μs
t <sub>r</sub>	V <sub>OUT</sub> rise time	$R_L = 500 \ \Omega, \ C_L = 0.1 \ \mu F$		37		μs
t <sub>f</sub>	V <sub>OUT</sub> fall time	$R_L = 500 \ \Omega, \ C_L = 0.1 \ \mu F$		10		μs


# 6.9 Switching Characteristics: V<sub>IN</sub> = 1.5 V

 $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>ON</sub>	Turnon time	$R_L = 500 \ \Omega, \ C_L = 0.1 \ \mu F$		64		μs
t <sub>OFF</sub>	Turnoff time	$R_L = 500 \ \Omega, \ C_L = 0.1 \ \mu F$		14		μs
t <sub>r</sub>	V <sub>OUT</sub> rise time	$R_L = 500 \ \Omega, \ C_L = 0.1 \ \mu F$		42		μs
t <sub>f</sub>	V <sub>OUT</sub> fall time	$R_L = 500 \ \Omega, \ C_L = 0.1 \ \mu F$		12		μs




# 6.10 Typical Characteristics



# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**




Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated




# **Typical Characteristics (continued)**




# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**






# **Typical Characteristics (continued)**






# 7 Parameter Measurement Information



Timing test circuit



A. Rise and fall times of the control signal is 100 ns.

Figure 29. Test Circuit and  $t_{\text{ON}}/t_{\text{OFF}}$  Waveforms

Product Folder Links: TPS22934

Copyright © 2010–2015, Texas Instruments Incorporated




# 8 Detailed Description

#### 8.1 Overview

The TPS22934 is a single-channel, 1-A load switch in a small, space-saving DSBGA-4 package. These devices implement a P-channel MOSFET to provide a low ON-resistance for a low voltage drop across the device. A controlled rise time is used in applications to limit the inrush current. The switch is controlled by an ON/OFF input (ON), which has built-in hysteresis (VTH+(typ) = 2.35 V) allowing an easy use of TPS22934 in power-rail sequencing applications.

# 8.2 Functional Block Diagram



# 8.3 Feature Description

Table 2. Feature List

	r <sub>ON</sub> (TYP) AT 3.6 V	SLEW RATE (TYP) AT 3.6 V	QUICK OUTPUT DISCHARGE	MAXIMUM OUTPUT CURRENT	ENABLE
TPS22934	63 mΩ	26 µs	Yes	1 A	Hysteresis Input $V_{TH+(typ)} = 2.35 \text{ V}$

#### 8.3.1 ON and OFF Control

The ON pin controls the state of the switch. The TPS22934 has built-in hysteresis on its control inputs. The load switch is active when the ON voltage is greater than the positive going voltage threshold ( $V_{TH+}$ ). If the ON voltage is lower than the negative going voltage threshold ( $V_{TH-}$ ), then the pass FET is deactivated and the active pulldown from VOUT to GND is activated.

This scenario is ideal for power-rail sequencing applications as shown in Figure 30 where the 2.8-V supply must be valid before the 1.8-V supply turnon.

# 8.3.2 Undervoltage Lockout

The undervoltage lockout turns off the switch if the input voltage drops below the undervoltage lockout threshold. With the ON pin active, the input voltage rising above the undervoltage lockout threshold causes a controlled turnon of the switch, which limits current overshoots.



# 8.3.3 Quick Output Discharge

The TPS22934 includes the Quick Output Discharge (QOD) feature. When the switch is disabled, a discharge resistance with a typical value of 35  $\Omega$  is connected between the output and ground. This resistance pulls down the output and prevents it from floating when the device is disabled.

## 8.4 Device Functional Modes

**Table 3. Function Table** 

ON (Control Signal)	VIN to VOUT	VOUT to GND
VON < V <sub>TH</sub> -	OFF	ON
VON > V <sub>TH+</sub>	ON	OFF



# 9 Applications and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 9.1 Application Information

The TPS22934 device is a single channel, 1-A load switch supporting VIN in the range of 1.5 to 3.6 V. The ON pin controls the state of the switch. ON pin voltage can be between 0 and 3.6 V. The device has built-in hysteresis on its control input. The load switch is active when ON voltage is greater than the positive going voltage threshold (VTH+). If the ON voltage is lower than the negative going voltage threshold (VTH-), then the pass FET is deactivated and the active pulldown from VOUT to GND is activated.

# 9.1.1 VIN to VOUT Voltage Drop

The VIN to VOUT voltage drop in the device is determined by the  $R_{ON}$  of the device and the load current. The  $R_{ON}$  of the device depends upon the VIN condition of the device. Refer to the  $R_{ON}$  specification of the device in the Electrical Characteristics table of this data sheet. Once the  $R_{ON}$  of the device is determined based upon the VIN conditions, use Equation 1 to calculate the VIN to VOUT voltage drop:

$$\Delta V = I_{LOAD} \times R_{ON}$$

#### where

- ΔV = Voltage drop from VIN to VOUT
- I<sub>LOAD</sub> = Load current
- R<sub>ON</sub> = On-resistance of the device for a specific V<sub>IN</sub>
- An appropriate I<sub>LOAD</sub> must be chosen such that the I<sub>MAX</sub> specification of the device is not violated.

#### 9.1.2 Input Capacitor

To limit the voltage drop on the input supply caused by transient inrush currents, when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between VIN and GND. A 1- $\mu$ F ceramic capacitor,  $C_{IN}$ , placed close to the pins is usually sufficient. Higher values of  $C_{IN}$  can be used to further reduce the voltage drop.

#### 9.1.3 Output Capacitor

TI recommends a  $C_{IN}$  to  $C_L$  ratio of 10 to 1 for minimizing  $V_{IN}$  dip caused by inrush currents during start-up.

Product Folder Links: TPS22934

(1)



# 9.2 Typical Application

Figure 30 demonstrates how the TPS22934 can be used for power-rail sequencing.




Figure 30. 1.8-V and 2.8-V Power-Rail Sequencing

#### 9.2.1 Design Requirements

**Table 4. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
VREG1	1.8 V
VREG2	2.8 V

## 9.2.2 Detailed Design Procedure

## 9.2.2.1 Input Capacitor

To limit the voltage drop on the input supply caused by transient in-rush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor must be placed between VIN and GND. A 1- $\mu$ F ceramic capacitor,  $C_{IN}$ , placed close to the pins is usually sufficient. Higher values of  $C_{IN}$  can be used to further reduce the voltage drop. A  $C_{IN}$  to  $C_{L}$  ratio of 10 to 1 is recommended.

# 9.2.2.2 Output Capacitor

Due to the integral body diode in the PMOS switch, TI highly recommends a  $C_{IN}$  greater than  $C_L$ . A  $C_L$  greater than  $C_{IN}$  can cause  $V_{OUT}$  to exceed  $V_{IN}$  when the system supply is removed. This could result in current flow through the body diode from  $V_{OUT}$  to  $V_{IN}$ .



## 9.2.3 Application Curve




Figure 31. Power-Rail Sequencing of 2.8-V and 1.8-V Rail

# 10 Power Supply Recommendations

The device is designed to operate with a VIN range of 1.5 V to 3.6 V.

# 11 Layout


## 11.1 Layout Guidelines

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

# 11.2 Layout Example

Figure 32 shows an example for these devices. Notice the connection to system ground between the  $V_{OUT}$  Bypass Capacitor ground and the GND pin of the load switch, this creates a ground barrier which helps to reduce the ground noise seen by the device.

# **Layout Example (continued)**



VIA to Power Ground Plane

Figure 32. Recommended Layout Example

## 11.3 Thermal Considerations

The maximum IC junction temperature should be restricted to  $125^{\circ}$ C under normal operating conditions. To calculate the maximum allowable dissipation,  $P_{D(max)}$  for a given output current and ambient temperature, use the following equation as a guideline:

$$P_{\text{D(MAX)}} = \frac{T_{\text{J(MAX)}} - T_{\text{A}}}{R_{\text{\theta JA}}}$$

#### where

- P<sub>D(max)</sub> = maximum allowable power dissipation
- T<sub>J(max)</sub> = maximum allowable junction temperature
- T<sub>A</sub> = ambient temperature of the device
- $\theta_{JA}$  = junction to air thermal impedance. See the *Thermal Information* section. This parameter is highly dependent upon board layout.

(2)



# 12 Device and Documentation Support

## 12.1 Trademarks

All trademarks are the property of their respective owners.

## 12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS22934YZVR	ACTIVE	DSBGA	YZV	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	62 N	Samples
TPS22934YZVT	ACTIVE	DSBGA	YZV	4	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	62 N	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

# PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jan-2020

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22934YZVR	DSBGA	YZV	4	3000	178.0	9.2	1.0	1.0	0.63	4.0	8.0	Q1
TPS22934YZVT	DSBGA	YZV	4	250	178.0	9.2	1.0	1.0	0.63	4.0	8.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 18-Jan-2020




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22934YZVR	DSBGA	YZV	4	3000	220.0	220.0	35.0
TPS22934YZVT	DSBGA	YZV	4	250	220.0	220.0	35.0

# YZV (S-XBGA-N4)

# DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated