SGLS133A - JANUARY 2003 - REVISED DECEMBER 2003

8

7

6

5

VDD

RESET

RESET

NC

17 (MR

NC

NC

RESET

18

16

15

14

MR

Ŷ

20 19

12 13

JG PACKAGE (TOP VIEW)

FK PACKAGE

(TOP VIEW)

Ŷ

2

3

SENSE1

10 11

GND NC RESET

S

NC

NC

NC

NC - No internal connection

8

SENSE2

SENSE3

SENSE1

SENSE2

SENSE3

GND

- Qualified for Military Applications
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Triple Supervisory Circuits for DSP and Processor-Based Systems
- Power-On Reset Generator with Fixed Delay Time of 200 ms, No External Capacitor Needed
- Temperature-Compensated Voltage Reference
- Maximum Supply Current of 40 μA
- Supply Voltage Range . . . 2 V to 6 V
- Defined RESET Output from $V_{DD} \ge 1.1 V$
- CDIP-8 and LCCC-20 Packages
- Temperature Range ... –55°C to 125°C

typical applications

Figure 1 lists some of the typical applications for the TPS3307 family, and a schematic diagram for a processor-based system application. This application uses TI part numbers TPS3307–18 and SMJ320C6201B.




Figure 1. Applications Using the TPS3307-18

description

The TPS3307-18 is a micropower supply voltage supervisor designed for circuit initialization primarily in automotive DSP and processor-based systems, which require more than one supply voltage.

The TPS3307-18 is designed for monitoring three independent supply voltages: 3.3 V/1.8 V/adj,. The adjustable SENSE input allows the monitoring of any supply voltage >1.25 V.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.



SGLS133A - JANUARY 2003 - REVISED DECEMBER 2003

description (continued)

The various supply voltage supervisors are designed to monitor the nominal supply voltage as shown in the following supply voltage monitoring table.

	NOMINA		VOLTAGE	THRE	SHOLD VOLTA	GE (TYP)			
DEVICE	SENSE1	SENSE2	SENSE3	SENSE1	SENSE2	SENSE3			
TPS3307-18 3.3 V 1.8 V User defined 2.93 V 1.68 V 1.25 V [†]									

SUPPLY VOLTAGE MONITORING

[†]The actual sense voltage has to be adjusted by an external resistor divider according to the application requirements.

During power-on, $\overline{\text{RESET}}$ is asserted when the supply voltage V_{DD} becomes higher than 1.1 V. Thereafter, the supply voltage supervisor monitors the SENSEn inputs and keeps $\overline{\text{RESET}}$ active as long as SENSEn remain below the threshold voltage V_{IT+}.

An internal timer delays the return of the RESET output to the inactive state (high) to ensure proper system reset. The delay time, $t_{d typ} = 200$ ms, starts after all SENSEn inputs have risen above the threshold voltage V_{IT+} . When the voltage at any SENSE input drops below the threshold voltage V_{IT-} , the RESET output becomes active (low) again.

The TPS3307-18 incorporates a manual reset input, MR. A low level at MR causes RESET to become active. In addition to the active-low RESET output, the TPS3307-18 includes an active-high RESET output.

ORDERING INFORMATION

TA	PACKAGE [‡]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	Ceramic Dual In Line (JG)	TPS3307-18MJGB	TPS3307-18MJGB
	Leadless Ceramic Chip Carrier (FK)	TPS3307-18MFKB	TPS3307-18MFKB

[‡] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

MR	SENSE1>VIT1	SENSE2>VIT2	SENSE3>VIT3	RESET	RESET						
L	Х	Х	Х	L	н						
н	0	0	0	L	н						
н	0	0	1	L	н						
н	0	1	0	L	н						
н	0	1	1	L	н						
н	1	0	0	L	н						
Н	1	0	1	L	н						
н	1	1	0	L	н						
Н	1	1	1	Н	L						


FUNCTION/TRUTH TABLES

X = Don't care




SGLS133A - JANUARY 2003 - REVISED DECEMBER 2003

functional block diagram



timing diagram





SGLS133A - JANUARY 2003 - REVISED DECEMBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{DD} (see Note1)	
Maximum low output current, I _{OL}	
Maximum high output current, IOH	
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{DD})	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{DD}$)	±20 mA
Continuous total power dissipation	. See Dissipation Rating Table
Operating free-air temperature range, T _A	–55°C to 125°C
Storage temperature range, T _{stg}	–65°C to 150°C
Soldering temperature	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND. For reliable operation the device must not be operated at 7 V for more than t = 1000 h continuously.

	DISSIPATION RATING TABLE												
PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING								
JG	1 W	6.25 mW/°C	719 mW	625 mW	375 mW								
FK	1.39 W	11.58 mW/°C	869 mW	695 mW	232 mW								

recommended operating conditions at specified temperature range

	MIN	MAX	UNIT
Supply voltage, V _{DD}	2	6	V
Input voltage at MR and SENSE3, VI	0	V _{DD} +0.3	V
Input voltage at SENSE1 and SENSE2, VI	0	(V _{DD} +0.3)V _{IT} /1.25V	V
High-level input voltage at MR, VIH	0.7xV _{DD}		V
Low-level input voltage at MR, VIL		0.3×V _{DD}	V
Input transition rise and fall rate at \overline{MR} , $\Delta t/\Delta V$		50	ns/V
Operating free-air temperature range, T _A	-55	125	°C



SGLS133A - JANUARY 2003 - REVISED DECEMBER 2003

PARAMETER		TEST CON	DITIONS	MIN	TYP	MAX	UNIT
		$V_{DD} = 2 V \text{ to } 6 V,$	I _{OH} = -20 μA	V _{DD} - 0.2V			
High-level output voltage		V _{DD} = 3.3 V,	I _{OH} = -2 mA	V _{DD} - 0.4V			V
		V _{DD} = 6 V,	I _{OH} = -3 mA	V _{DD} - 0.4V			
		$V_{DD} = 2 V \text{ to } 6 V,$	I _{OL} = 20 μA			0.2	
Low-level output voltage		V _{DD} = 3.3 V,	$I_{OL} = 2 \text{ mA}$			0.4	V
VOL Low-level output voltage		V _{DD} = 6 V,	I _{OL} = 3 mA			0.4	
Power-up reset voltage (see Note 2)		$V_{DD} \ge 1.1 V$,	I _{OL} = 20 μA			0.4	V
	VSENSE3			1.22	1.25	1.29	V
	VSENSE2	$V_{DD} = 2 V \text{ to } 6 V$		1.64	1.68	1.73	
(see Note 3)	VSENSE1			2.86	2.93	3.02	V
		V _{IT} = 1.25 V		2	10	30	
Hysteresis at VSENSEn input		V _{IT} = 1.68 V		2	15	40	mV
		V _{IT} = 2.93 V		3	30	60	
	MR	$\overline{\text{MR}} = 0.7 \times \text{V}_{\text{DD}},$	$V_{DD} = 6 V$		-130	-180	
I Pak Jacob Sand Sanada	SENSE1	VSENSE1 = V _{DD}	= 6 V		5	8	μA
High-level input current	SENSE2	VSENSE2 = V _{DD}	= 6 V		6	9	
	SENSE3	VSENSE3 = V_{DD}		-25		25	nA
	MR	$\overline{MR} = 0 V,$	$V_{DD} = 6 V$		-430	-600	
Low-level input current		VSENSE1,2,3 = 0	V	-1		1	μA
Supply current						40	μΑ
Input capacitance		$V_{I} = 0 V \text{ to } V_{DD}$			10		pF
	High-level output voltage Low-level output voltage Power-up reset voltage (see Note 2) Negative-going input threshold voltage (see Note 3) Hysteresis at VSENSEn input High-level input current Low-level input current Supply current	High-level output voltageLow-level output voltagePower-up reset voltage (see Note 2)Negative-going input threshold voltage (see Note 3)VSENSE3 VSENSE2 VSENSE1Hysteresis at VSENSEn inputVSENSE1High-level input currentMR SENSE2 SENSE3 SENSE3Low-level input currentMR SENSE1Supply currentMR SENSEn	High-level output voltage $V_{DD} = 2 \vee \text{ to } 6 \text{ V},$ $V_{DD} = 3.3 \text{ V},$ $V_{DD} = 6 \text{ V},$ $V_{DD} = 6 \text{ V},$ $V_{DD} = 3.3 \text{ V},$ $V_{DD} = 6 \text{ V},$ $V_{DD} = 2 \text{ V to } 6 \text{ V},$ $V_{IT-} = 1.25 \text{ V},$ $V_{IT-} = 1.25 \text{ V},$ $V_{IT-} = 2.93 \text{ V},$ $V_{IT-} = 2.93 \text{ V},$ $V_{IT-} = 2.93 \text{ V},$ $SENSE1 VSENSE1 = V_{DD},$ $SENSE2 VSENSE2 = V_{DD},$ $SENSE3 VSENSE3 = V_{DD},$ $SENSE3 VSENSE3 = V_{DD},$ $MR = 0 \text{ V},$ $SENSE1, 2,3 = 0$ $Supply currentMR = 0 \text{ V},$ $SENSE1, 2,3 = 0$ $Supply current$	High-level output voltage $V_{DD} = 2 \vee to 6 \vee$, $I_{OH} = -20 \mu\text{A}$ $V_{DD} = 3.3 \vee$, $I_{OH} = -2 m\text{A}$ $V_{DD} = 6 \vee$, $I_{OH} = -3 m\text{A}$ $V_{DD} = 6 \vee$, $I_{OH} = -3 m\text{A}$ $V_{DD} = 6 \vee$, $I_{OL} = 20 \mu\text{A}$ Low-level output voltage $V_{DD} = 3.3 \vee$, $I_{OL} = 2 m\text{A}$ Power-up reset voltage (see Note 2) $V_{DD} = 6 \vee$, $I_{OL} = 3 m\text{A}$ Negative-going input threshold voltage (see Note 3) V_{SENSE3} VSENSE1 $V_{DD} = 2 \vee to 6 \vee$ Hysteresis at VSENSEn input V_{SENSE1} High-level input current \overline{MR} \overline{MR} $\overline{MR} = 0.7 \times V_{DD}$, $V_{DD} = 6 \vee$ SENSE2 $VSENSE1 = V_{DD} = 6 \vee$ SENSE3 $VSENSE3 = V_{DD}$ Low-level input current \overline{MR} \overline{MR} $\overline{MR} = 0 \vee$, $V_{DD} = 6 \vee$ SensE3 $VSENSE3 = V_{DD} = 6 \vee$ Supply current \overline{MR} Supply current \overline{MR}	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

NOTES: 2. The lowest supply voltage at which RESET becomes active. t_r , $V_{DD} \ge 15 \ \mu s/V$

3. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic 0.1 µF) should be placed close to the supply terminals.



SGLS133A – JANUARY 2003 – REVISED DECEMBER 2003

timing requirements at V_DD = 2 V to 6 V, R_L = 1 M\Omega, C_L = 50 pF, T_A = 25 $^\circ C$


	PARAMET	ER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
	Dulas width	SENSEn	VSENSEnL = VIT0.2 V,	VSENSEnH = VIT+ +0.2 V	6	10		μs
١W	Pulse width	MR	$V_{IH} = 0.7 \times V_{DD},$	$V_{IL} = 0.3 \times V_{DD}$	100	150		ns

switching characteristics at V_DD = 2 V to 6 V, R_L = 1 M\Omega, C_L = 50 pF, T_A = 25 ^{\circ}C

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t d	Delay time		$\frac{V_{I(SENSEn)} \ge V_{IT+} + 0.2 \text{ V,}}{MR} \ge 0.7 \times V_{DD}, \text{ See timing diagram}$	140	200	280	ms
^t PHL	Propagation (delay) time, high-to-low level output	MR to RESET MR to RESET	VI(SENSEn) ≥ VIT+ +0.2 V,				
^t PLH	Propagation (delay) time, low-to-high level output	MR to RESET MR to RESET	$V_{IH} = 0.7 \times V_{DD}, V_{IL} = 0.3 \times V_{DD}$		200	600	ns
^t PHL	Propagation (delay) time, high-to-low level output	SENSEn to RESET	SENSEN to $\overrightarrow{\text{RESET}}$ VIH = VIT+ +0.2 V, VIL = VIT0.2 V,		-		
^t PLH	Propagation (delay) time, low-to-high level output	SENSEn to RESET	$\frac{1}{MR} \ge 0.7 \times V_{DD}$		1	5	μs



SGLS133A – JANUARY 2003 – REVISED DECEMBER 2003




TYPICAL CHARACTERISTICS



SGLS133A - JANUARY 2003 - REVISED DECEMBER 2003

TYPICAL CHARACTERISTICS







PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9959101Q2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9959101Q2A TPS3307- 18MFKB	Samples
5962-9959101QPA	ACTIVE	CDIP	JG	8	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	9959101QPA TPS3307-18M	Samples
TPS3307-18MFKB	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9959101Q2A TPS3307- 18MFKB	Samples
TPS3307-18MJGB	ACTIVE	CDIP	JG	8	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	9959101QPA TPS3307-18M	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Jun-2022

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS3307-18M :

• Automotive : TPS3307-18-Q1

Enhanced Product : TPS3307-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications



www.ti.com

5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-9959101Q2A	FK	LCCC	20	1	506.98	12.06	2030	NA
TPS3307-18MFKB	FK	LCCC	20	1	506.98	12.06	2030	NA

FK 20

8.89 x 8.89, 1.27 mm pitch

GENERIC PACKAGE VIEW

LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





MECHANICAL DATA

MCER001A - JANUARY 1995 - REVISED JANUARY 1997



CERAMIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated