


TPS3702 高精度、过压和欠压监视器

1 特性

- 输入电压范围：2V 至 18V
- 高阈值精度：
 - 0.25% (典型值)
 - 0.9% (-40°C 至 125°C)
- 已针对 1V 和 5V 之间的标称电源轨优化的固定窗口阈值
- 用于过压和欠压指示的开漏输出
- 内部毛刺抑制功能
- 可使用 SET 引脚调整阈值
- 低静态电流：7μA (典型值)
- 内部阈值滞后：0.55% 和 1.0%
- 小外形尺寸晶体管 (SOT)-6 封装

2 应用范围

- 现场可编程门阵列 (FPGA) 和特定用途集成电路 (ASIC) 应用
- 基于数字信号处理器 (DSP) 的系统
- 工业控制系统
- 工厂自动化
- 个人电子产品
- 楼宇自动化
- 电机驱动器



3 说明

TPS3702 是一款集成型过压和欠压窗口检测器，其采用小型 SOT-6 封装。这款高精度电压监视器非常适合电源容限较窄且由低压电源轨供电运行的系统。该器件提供有 0.55% 和 1.0% 两个低阈值滞后选项，可防止在受监视电源电压处于其标称工作范围内时出现错误的复位信号。并且内置有毛刺抑制功能和噪声滤波器，进一步消除了错误信号所导致的错误复位。

TPS3702 无需使用任何外部电阻即可设置过压和欠压复位阈值，因此进一步提高了总体精度、减小了解决方案尺寸并降低了解决方案的成本。每款器件的两种可用阈值电压可使用 SET 引脚进行选择。独立的 SENSE 输入引脚和 VDD 引脚可满足安全关键型和高可靠性系统对于冗余的需求。该器件还为 OV 和 UV 引脚提供了独立复位输出；可采用开漏配置将 UV 和 OV 引脚连接在一起。


该器件的静态电流典型值较低 (7μA)，经测试能够在工业温度范围 (-40°C 至 125°C) 内工作。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TPS3702	SOT (6)	2.90mm x 1.60mm

(1) 如需了解所有可用封装，请见数据表末尾的可订购产品附录。

典型应用电路



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

English Data Sheet: [SBVS251](#)


目录

1	特性	1	7.3	Feature Description	11
2	应用范围	1	7.4	Device Functional Modes	12
3	说明	1	8	Application and Implementation	13
4	修订历史记录	2	8.1	Application Information	13
5	Pin Configuration and Functions	3	8.2	Typical Application	17
6	Specifications	4	9	Power Supply Recommendations	19
6.1	Absolute Maximum Ratings	4	10	Layout	19
6.2	ESD Ratings	4	10.1	Layout Guidelines	19
6.3	Recommended Operating Conditions	4	10.2	Layout Example	19
6.4	Thermal Information	4	11	器件和文档支持	20
6.5	Electrical Characteristics	5	11.1	器件支持	20
6.6	Timing Requirements	6	11.2	文档支持	21
6.7	Typical Characteristics	7	11.3	商标	21
7	Detailed Description	10	11.4	静电放电警告	21
7.1	Overview	10	11.5	术语表	21
7.2	Functional Block Diagram	10	12	机械封装和可订购信息	21

4 修订历史记录

日期	修订版本	注释
2015 年 1 月	*	最初发布版本

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	UV	O	Active-low, open-drain undervoltage output. This pin goes low when the SENSE voltage falls below the internally set undervoltage threshold (V_{IT^-}). See the timing diagram in 图 1 for more details. Connect this pin to a pull-up resistor terminated to the desired pull-up voltage.
2	GND	—	Ground
3	SENSE	I	Input for the monitored supply voltage rail. When the SENSE voltage goes below the undervoltage threshold, the UV pin is driven low. When the SENSE voltage goes above the overvoltage threshold, the OV pin is driven low.
4	SET	I	Use this pin to configure the threshold voltages. Refer to 表 3 for the desired configuration.
5	VDD	I	Supply voltage input pin. To power the device, connect a voltage supply (within the range of 2 V and 18 V) to VDD. Good analog design practice is to place a 0.1- μ F ceramic capacitor close to this pin.
6	OV	O	Active-low, open-drain overvoltage output. This pin goes low when the SENSE voltage rises above the internally set overvoltage threshold (V_{IT^+}). See the timing diagram in 图 1 for more details. Connect this pin to a pull-up resistor terminated to the desired pull-up voltage.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage	V_{DD}	-0.3	20	V
	V_{UV}, V_{OV}	-0.3	20	V
	V_{SENSE}, V_{SET}	-0.3	7	V
Current	I_{UV}, I_{OV}		±40	mA
Continuous total power dissipation		See the <i>Thermal Information</i>		
Operating junction temperature, T_J ⁽²⁾		-40	125	°C
Storage temperature, T_{STG}		-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) As a result of the low dissipated power in this device, it is assumed that $T_J = T_A$.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{DD}	Supply pin voltage	2		18	V
V_{SENSE}	Input pin voltage	0		6.5	V
V_{SET}	SET pin voltage	0		6.5	V
V_{UV}, V_{OV}	Output pin voltage	0		18	V
I_{UV}, I_{OV}	Output pin current	0.3		10	mA
R_{PU}	Pull-up resistor	2.2		10,000	kΩ

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	SOT	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	201.6	°C/W
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	47.8	
$R_{\theta JB}$	Junction-to-board thermal resistance	51.2	
Ψ_{JT}	Junction-to-top characterization parameter	0.7	
Ψ_{JB}	Junction-to-board characterization parameter	50.8	
$R_{\theta JC(\text{bot})}$	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics

At $2 \text{ V} \leq V_{\text{DD}} \leq 18 \text{ V}$, $1 \text{ V} \leq V_{\text{SENSE}} \leq 5 \text{ V}$, and over the operating free-air temperature range of -40°C to 125°C , unless otherwise noted. Typical values are at $T_J = 25^{\circ}\text{C}$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{DD}	Supply voltage range	2		18	V
$V_{\text{IT+}(OV)}$	$V_{\text{SET}} \leq V_{\text{IL(SET)}}$, $V_{\text{SET}} \geq V_{\text{IH(SET)}}$	-0.9%	$\pm 0.25\%$	0.9%	
$V_{\text{IT-}(UV)}$	$V_{\text{SET}} \leq V_{\text{IL(SET)}}$, $V_{\text{SET}} \geq V_{\text{IH(SET)}}$	-0.9%	$\pm 0.25\%$	0.9%	
V_{HYS}	Hysteresis voltage ⁽¹⁾	0.3%	0.55%	0.8%	
$V_{(\text{POR})}$	Power-on reset voltage ⁽²⁾	$V_{\text{OL(max)}} = 0.25 \text{ V}$, $I_{\text{OUT}} = 15 \mu\text{A}$		0.8	V
I_{DD}	$V_{\text{DD}} = 2 \text{ V}$		6.0	10	μA
	$V_{\text{DD}} \geq 5 \text{ V}$		7.0	12	μA
I_{SENSE}	$V_{\text{SENSE}} = 5 \text{ V}$		1	1.5	μA
I_{SET}	$V_{\text{DD}} = 18 \text{ V}$, SET pin = GND		600		nA
V_{OL}	$V_{\text{DD}} = 1.3 \text{ V}$, $I_{\text{OUT}} = 0.4 \text{ mA}$		250		mV
	$V_{\text{DD}} = 2 \text{ V}$, $I_{\text{OUT}} = 3 \text{ mA}$		250		mV
	$V_{\text{DD}} = 5 \text{ V}$, $I_{\text{OUT}} = 5 \text{ mA}$		250		mV
$V_{\text{IL(set)}}$	Low-level SET pin input voltage			250	mV
$V_{\text{IH(set)}}$	High-level SET pin input voltage		750		mV
$I_{\text{D(leak)}}$	$V_{\text{PU}} = V_{\text{DD}}$			300	nA
$I_{\text{LKG(od)}}$				300	nA
UVLO	Undervoltage lockout ⁽³⁾	V_{DD} falling	1.3	1.7	V

(1) Hysteresis is 0.55% of the nominal trip point.

(2) The outputs are undetermined below $V_{(\text{POR})}$.

(3) When V_{DD} falls below UVLO, UV is driven low and OV goes to high impedance.

6.6 Timing Requirements

At $V_{DD} = 2\text{ V}$, 2.5% input overdrive⁽¹⁾ with $R_{PU} = 10\text{ k}\Omega$, $V_{OH} = 0.9 \times V_{DD}$, and $V_{OL} = 400\text{ mV}$, unless otherwise noted. R_{PU} refers to the pull-up resistor at the UV and OV pins.

		MIN	NOM	MAX	UNIT
$t_{pd(HL)}$	High-to-low propagation delay ⁽²⁾		19		μs
$t_{pd(LH)}$	Low-to-high propagation delay ⁽²⁾		35		μs
t_R	Output rise time ⁽³⁾		2.2		μs
t_F	Output fall time ⁽³⁾		0.22		μs
t_{SD}	Startup delay ⁽⁴⁾		300		μs

(1) Overdrive = $| (V_{(VDD)} / V_{IT} - 1) \times 100\% |$.

(2) High-to-low and low-to-high refers to the transition at the SENSE pin.

(3) Output transitions from 10% to 90% for rise times and 90% to 10% for fall times.

(4) During the power-on sequence, V_{DD} must be at or above 2 V for at least t_{SD} before the output is in the correct state.






图 1. Timing Diagram

6.7 Typical Characteristics

At $T_J = 25^\circ\text{C}$, $V_{DD} = 3\text{ V}$, and $R_{PU} = 10\text{ k}\Omega$, unless otherwise noted.




Performance is across V_{DD} with SET high or low




Performance is across V_{DD} with SET high or low

图 2. Undervoltage Accuracy vs Temperature



Performance is across V_{DD} with SET high or low

图 4. Undervoltage Accuracy Distribution



Performance is across V_{DD} with SET high or low

图 5. Overvoltage Accuracy Distribution




图 6. Supply Current vs Supply Voltage




图 7. Undervoltage Lockout Threshold vs Temperature

Typical Characteristics (接下页)

At $T_J = 25^\circ\text{C}$, $V_{DD} = 3 \text{ V}$, and $R_{PU} = 10 \text{ k}\Omega$, unless otherwise noted.




图 8. Undervoltage Propagation Delay vs Overdrive




图 9. Overvoltage Propagation Delay vs Overdrive




图 10. Undervoltage Propagation Delay vs Overdrive




图 11. Overvoltage Propagation Delay vs Overdrive




图 12. Low-Level Output Voltage vs Output Current




图 13. Low-Level Output Voltage vs Output Current

Typical Characteristics (接下页)

At $T_J = 25^\circ\text{C}$, $V_{DD} = 3 \text{ V}$, and $R_{PU} = 10 \text{ k}\Omega$, unless otherwise noted.




图 14. SET Threshold vs Temperature

7 Detailed Description

7.1 Overview

The TPS3702 family of devices combines two comparators and a precision reference for overvoltage and undervoltage detection. The TPS3702 features a wide supply voltage range (2 V to 18 V) and highly accurate window threshold voltages (0.9% over temperature). The TPS3702 is designed for systems that require an active low signal if the voltage from the monitored power supply exits the accuracy band. The outputs can be pulled up to 18 V and can sink up to 10 mA.


Unlike many other window comparators, the TPS3702 includes the resistors used to set the overvoltage and undervoltage thresholds internal to the device. These internal resistors allow for lower component counts and greatly simplifies the design because no additional margins are needed to account for the accuracy of external resistors.

The TPS3702 is designed to assert active low output signals when the monitored voltage is outside the window band. The relationship between the monitored voltage and the states of the outputs is shown in 表 1.

表 1. Truth Table

CONDITION	OUTPUT	STATUS
$\text{SENSE} < V_{IT-(UV)}$	UV low	UV is asserted
$\text{SENSE} > V_{IT-(UV)} + V_{HYS}$	UV high	UV is high impedance
$\text{SENSE} > V_{IT+(OV)}$	OV low	OV is asserted
$\text{SENSE} < V_{IT+(OV)} - V_{HYS}$	OV high	OV is high impedance

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Input (SENSE)

The TPS3702 combines two comparators with a precision reference voltage and a trimmed resistor divider. Only a single external input is monitored by the two comparators because the resistor divider is internal to the device. This configuration optimizes device accuracy because all resistor tolerances are accounted for in the accuracy and performance specifications. Both comparators also include built-in hysteresis that provides some noise immunity and ensures stable operation.

The SENSE input can vary from ground to 6.5 V (7.0 V, absolute maximum), regardless of the device supply voltage used. Although not required in most cases, for noisy applications good analog design practice is to place a 1-nF to 10-nF bypass capacitor at the SENSE input in order to reduce sensitivity to transient voltages on the monitored signal.

For the undervoltage comparator, the undervoltage output is driven to logic low when the SENSE voltage drops below the undervoltage falling threshold, $V_{IT-(UV)}$. When the voltage exceeds the undervoltage rising threshold, $V_{IT+(UV)}$ (which is $V_{IT-(UV)} + V_{HYS}$), the undervoltage output goes to a high-impedance state; see [图 1](#).

For the overvoltage comparator, the overvoltage output is driven to logic low when the voltage at SENSE exceeds the overvoltage rising threshold, $V_{IT+(OV)}$. When the voltage drops below the overvoltage falling threshold, $V_{IT-(OV)}$ (which is $V_{IT+(OV)} - V_{HYS}$), the overvoltage output goes to a high-impedance state; see [图 1](#). Together, these two comparators form a window-detection function as described in the [Window Comparator Considerations](#) section. Also see the [器件命名规则](#) section.

7.3.2 Outputs (UV, OV)

In a typical TPS3702 application, the outputs are connected to a reset or enable input of a processor [such as a digital signal processor (DSP), application-specific integrated circuit (ASIC), or other processor type] or the outputs are connected to the enable input of a voltage regulator [such as a dc-dc converter or low-dropout regulator (LDO)].

The TPS3702 provides two open-drain outputs (UV and OV) and uses pull-up resistors to hold these lines high when the output goes to a high-impedance state. Connect the pull-up resistors to the proper voltage rails to enable the outputs to be connected to other devices at the correct interface voltage levels. The TPS3702 outputs can be pulled up to 18 V, independent of the device supply voltage. To ensure proper voltage levels, give some consideration when choosing the pull-up resistor values. The pull-up resistor value is determined by V_{OL} , output capacitive loading, and output leakage current ($I_{D(leak)}$). These values are specified in the [Electrical Characteristics](#) table. Use wired-OR logic to merge the undervoltage and overvoltage signals into one logic signal that goes low if either outputs are asserted because of a fault condition.

[表 1](#) describes how the outputs are either asserted low or high impedance. See [图 1](#) for a timing diagram that describes the relationship between the threshold voltages and the respective output.

7.3.3 User-Configurable Accuracy Band (SET)

The TPS3702 has an innovative feature allowing each device to be set for one of two accuracy bands, [表 3](#) describes the available accuracy bands with nominal thresholds ranging from $\pm 2\%$ to $\pm 10\%$ of the monitored rail nominal voltage. Forcing the voltage on the SET pin above the high-level SET pin input voltage, $V_{IH(SET)}$, sets the thresholds for the tighter window whereas forcing the voltage on the SET pin below the low-level SET pin input voltage, $V_{IL(SET)}$, sets the thresholds for the wider window.

Using the TPS3702Cxxx as an example, when $V_{SET} \geq V_{IH(SET)}$ the nominal thresholds are set to $\pm 4\%$ (see [图 15](#)). Thus, when the positive-going and negative-going threshold accuracy is accounted for, the device outputs an active low signal for voltage excursions outside a $\pm 4.9\%$ band (worst case), which is calculated by taking the nominal threshold percentage for that given part number and adding that value to the threshold accuracy found in the [Specifications](#) section. Similarly, when $V_{SET} \leq V_{IL(SET)}$, the nominal thresholds are set to $\pm 9\%$ and the device outputs an active low signal for voltage excursions outside the $\pm 9.9\%$ band (worst case).

The ability for the user to change the accuracy band allows a system to programmatically change the accuracy band during certain conditions. One example is during system start up when the monitored voltage can be slightly outside its typical accuracy specifications but a reset signal is not desired. In this case, V_{SET} can be set below $V_{IL(SET)}$ to detect voltage excursions outside the 10% band and, after the system is fully started up, V_{SET} can be pulled higher than $V_{IH(SET)}$, thus tightening the band to $\pm 5\%$.

Feature Description (接下页)




图 15. TPS3702Cxxx User-Configurable Accuracy Bands

Another benefit of allowing the user to change the accuracy band is the reduction in qualification costs. Users who have multiple rail monitoring needs (such as some rails that must be within $\pm 5\%$ of the nominal voltage and other rails that must be within $\pm 10\%$ of the same nominal voltage) benefit by only having to spend the time and money qualifying one device instead of two.

7.4 Device Functional Modes

7.4.1 Normal Operation ($V_{DD} > \text{UVLO}$)

When the voltage on VDD is greater than UVLO for approximately 300 μs (t_{SD}), the undervoltage and overvoltage signals correspond to the voltage on the SENSE pin; see 表 1.

7.4.2 Undervoltage Lockout ($V_{(\text{POR})} < V_{DD} < \text{UVLO}$)

When the voltage on VDD is less than the device UVLO voltage but greater than the power-on reset voltage ($V_{(\text{POR})}$), the undervoltage output is asserted and the overvoltage output is high impedance, regardless of the voltage on SENSE.

7.4.3 Power-On Reset ($V_{DD} < V_{(\text{POR})}$)

When the voltage on VDD is lower than the required voltage to internally pull the asserted output to GND ($V_{(\text{POR})}$), both outputs are undefined and are not to be relied upon for proper device function.

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS3702 is a precision window comparator that can be used in several different configurations. The supply voltage (V_{DD}), the monitored voltage, and the output pullup voltage can be independent voltages or connected in many configurations. [图 16](#) shows how the outputs operate with respect to the voltage on the SENSE pin.




图 16. Window Comparator Operation

The following sections show the connection configurations and the voltage limitations for each configuration.

Application Information (接下页)

8.1.1 Window Comparator Considerations

The inverting and noninverting configurations of the comparators form a window-comparator detection circuit by using the internal resistor divider. The internal resistor divider allows for set voltage thresholds that already account for the tolerances of the resistors in the resistor divider. The UV and OV pins signal undervoltage and overvoltage conditions, respectively, on the SENSE pin, as shown in [图 17](#).




图 17. Window Comparator Schematic

The TPS3702 flags the overvoltage or undervoltage conditions with the most accuracy in order to ensure proper system operation. The highest accuracy threshold voltages are $V_{IT-(UV)}$ and $V_{IT+(OV)}$, and correspond with the falling SENSE undervoltage flag and the rising SENSE overvoltage flag, respectively. These thresholds represent the accuracy when the monitored voltage changes from being within the desired window (when both the undervoltage and overvoltage outputs are high) to when the monitored voltage goes outside the desired window, indicating a fault condition. If the monitored voltage is outside of the valid window (V_{SENSE} is less than the undervoltage limit, $V_{IT-(UV)}$, or greater than overvoltage limit, $V_{IT+(OV)}$), then the SENSE threshold voltages to enter into the valid window are $V_{IT+(UV)} = V_{IT-(UV)} + V_{HYS}$ or $V_{IT-(OV)} = V_{IT+(OV)} - V_{HYS}$.

Application Information (接下页)

8.1.2 Input and Output Configurations

图 18 到 图 20 illustrate examples of the various input and output configurations.




图 18. Interfacing to Voltages Other Than V_{DD}




图 19. Monitoring the Same Voltage as V_{DD} with Wired-OR Logic

Application Information (接下页)




图 20. Monitoring a Voltage Other Than V_{DD} with Wired-OR Logic

Note that the $SENSE$ input can also monitor voltages that are higher than $V_{SENSE\ (max)}$ or that may not be designed for rail voltages with the use of an external resistor divider network. If a resistor divider is used to reduce the voltage on the $SENSE$ pin, ensure that the I_{SENSE} current is accounted for so the accuracy is not unexpectedly affected. As a general approximation, the current flowing through the resistor divider to ground must be greater than 100 times the current going into the $SENSE$ pin. See application report *Optimizing Resistor Dividers at a Comparator Input (SLVA450)* for a more in-depth discussion on setting an external resistor divider.

8.1.3 Immunity to $SENSE$ Pin Voltage Transients

The TPS3702 is immune to short voltage transient spikes on the input pins. Sensitivity to transients depends on both transient duration and overdrive (amplitude) of the transient.

Overdrive is defined by how much the V_{SENSE} exceeds the specified threshold, and is important to know because the smaller the overdrive, the slower the response of the outputs (UV and OV). Threshold overdrive is calculated as a percent of the threshold in question, as shown in [公式 1](#):

$$\text{Overdrive} = |(V_{SENSE} / V_{IT} - 1) \times 100\%|$$

where:

- V_{IT} is either V_{IT-} or V_{IT+} for UV or OV. (1)

[图 8](#) to [图 11](#) illustrate the V_{SENSE} minimum detectable pulse versus overdrive, and can be used to visualize the relationship that overdrive has on propagation delay.

8.2 Typical Application




图 21. $\pm 5\%$ Window Monitoring for SOC Power Rails

8.2.1 Design Requirements

表 2. Design Parameters

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Monitored rails	3.3-V nominal, with alerts if outside of $\pm 5\%$ of 3.3 V (including device accuracy)	Worst case $V_{IT+(OV)} = 3.463$ V (4.94%), Worst case $V_{IT-(UV)} = 3.139$ V (4.86%)
	1.8-V nominal, with alerts if outside of $\pm 5\%$ of 1.8 V (including device accuracy)	Worst case $V_{IT+(OV)} = 1.889$ V (4.94%), Worst case $V_{IT-(UV)} = 1.712$ V (4.86%)
	1.2-V nominal, with alerts if outside of $\pm 5\%$ of 1.2 V (including device accuracy)	Worst case $V_{IT+(OV)} = 1.259$ V (4.94%), Worst case $V_{IT-(UV)} = 1.142$ V (4.86%)
Output logic voltage	3.3-V CMOS	3.3-V CMOS
Maximum device current consumption	50 μ A	40.5 μ A (max), 24 μ A (typ)

8.2.2 Detailed Design Procedure

Determine which version of the TPS3702 best suits the application nominal rail and window tolerances. See 表 3 for selecting the appropriate device number for the application needs. If the nominal rail voltage to be monitored is not listed as an option, a resistor divider can be used to reduce the voltage to a nominal voltage that is available. The current I_{SENSE} causes an error in the voltage detected at the SENSE pin because the SENSE current only flows through the resistor at the top of the resistor divider. The larger the current through the resistor divider to ground, the smaller this error will be. To optimize this resistor divider, refer to application report *Optimizing Resistor Dividers at a Comparator Input (SLVA450)* for more information.

When the outputs switch to the high-Z state, the rise time of the UV or OV node depends on the pull-up resistance and the capacitance on that node. Choose pull-up resistors that satisfy both the downstream timing requirements and the sink current required to have a V_{OL} low enough for the application; 10-k Ω to 1-M Ω resistors are a good choice for low-capacitive loads.

8.2.3 Application Curves




图 22. TPS3702CX33 Window Comparator Function




图 23. TPS3702CX33 Startup with $V_{PULLUP} = 3$ V




图 24. TPS3702CX33 Startup with $V_{PULLUP} = V_{DD}$

9 Power Supply Recommendations

The TPS3702 is designed to operate from an input voltage supply range between 2 V and 18 V. An input supply capacitor is not required for this device; however, if the input supply is noisy good analog practice is to place a 0.1- μ F capacitor between the VDD pin and the GND pin. This device has a 20-V absolute maximum rating on the VDD pin. If the voltage supply providing power to VDD is susceptible to any large voltage transient that can exceed 20 V, additional precautions must be taken.

10 Layout

10.1 Layout Guidelines

- Place the VDD decoupling capacitor close to the device.
- Avoid using long traces for the VDD supply node. The VDD capacitor (C_{VDD}), along with parasitic inductance from the supply to the capacitor, can form an LC tank and create ringing with peak voltages above the maximum VDD voltage.

10.2 Layout Example




图 25. Recommended Layout

11 器件和文档支持

11.1 器件支持

11.1.1 开发支持

11.1.1.1 评估模块

评估模块 (EVM) 可与 TPS3702 配套使用，帮助评估初始电路性能。TPS3702CX33EVM-683 评估模块（和相关的用户指南）可在德州仪器 (TI) 网站上的产品文件夹中获取，也可直接从 TI 网上商店购买。

11.1.2 器件命名规则

表 3 以 TPS3702CX33 为例，介绍如何根据器件部件号确定器件的功能。

表 3. 器件命名约定

说明	命名规则	值
TPS3702 (高精度窗口比较器系列)	—	—
C (标称阈值，受监视电压标称值的百分比)	A	SET 引脚高电平 = $\pm 2\%$, SET 引脚低电平 = $\pm 6\%$
	B	SET 引脚高电平 = $\pm 3\%$, SET 引脚低电平 = $\pm 7\%$
	C	SET 引脚高电平 = $\pm 4\%$, SET 引脚低电平 = $\pm 9\%$
	D	SET 引脚高电平 = $\pm 5\%$, SET 引脚低电平 = $\pm 10\%$
X (滞后选项)	X	0.55%
	Y	1.0%
33 (受监视电压标称值选项)	10	1.0V
	12	1.2V
	18	1.8V
	33	3.3V
	50	5.0V

表 4 列出了 TPS3702 系列的已发布版本，其中包括标称欠压和过压阈值。有关表 3 中所列的其他选项的详细信息和可用性，请联系制造商；最低订购量适用。

表 4. 已发布器件的阈值

产品	标称电源 (V)	滞后 (%)	UV 阈值 (V) SET $\leq V_{IL(SET)}$	UV 阈值 (V) SET $\geq V_{IH(SET)}$	OV 阈值 (V) SET $\leq V_{IL(SET)}$	OV 阈值 (V) SET $\geq V_{IH(SET)}$
TPS3702CX10	1.0	0.5	0.91	0.96	1.09	1.04
TPS3702CX12	1.2	0.5	1.09	1.15	1.31	1.25
TPS3702AX18	1.8	0.5	1.69	1.76	1.91	1.84
TPS3702CX18	1.8	0.5	1.64	1.73	1.96	1.87
TPS3702AX33	3.3	0.5	3.10	3.23	3.50	3.37
TPS3702CX33	3.3	0.5	3.00	3.17	3.60	3.43
TPS3702CX50	5.0	0.5	4.55	4.80	5.45	5.20

11.2 文档支持

11.2.1 相关文档

优化比较器输入上的电阻分压器, [SLVA450](#)
《[TPS3702CX33EVM-683 评估模块](#)》, [SBVU026](#)

11.3 商标

All trademarks are the property of their respective owners.

11.4 静电放电警告

 ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

 ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.5 术语表

[SLYZ022 — TI 术语表](#)。

这份术语表列出并解释术语、首字母缩略词和定义。

12 机械封装和可订购信息

以下页中包括机械封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3702AX18DDCR	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZAUO	Samples
TPS3702AX18DDCT	ACTIVE	SOT-23-THIN	DDC	6	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZAUO	Samples
TPS3702AX33DDCR	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZAPO	Samples
TPS3702AX33DDCT	ACTIVE	SOT-23-THIN	DDC	6	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZAPO	Samples
TPS3702CX10DDCR	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZARO	Samples
TPS3702CX10DDCT	ACTIVE	SOT-23-THIN	DDC	6	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZARO	Samples
TPS3702CX12DDCR	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZAVO	Samples
TPS3702CX12DDCT	ACTIVE	SOT-23-THIN	DDC	6	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZAVO	Samples
TPS3702CX18DDCR	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZAWO	Samples
TPS3702CX18DDCT	ACTIVE	SOT-23-THIN	DDC	6	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZAWO	Samples
TPS3702CX33DDCR	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZAQO	Samples
TPS3702CX33DDCT	ACTIVE	SOT-23-THIN	DDC	6	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZAQO	Samples
TPS3702CX50DDCR	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZASO	Samples
TPS3702CX50DDCT	ACTIVE	SOT-23-THIN	DDC	6	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZASO	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OUTLINE

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



4214841/C 04/2022

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-193.

EXAMPLE BOARD LAYOUT


DDC0006A

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPLODED METAL SHOWN
SCALE:15X



SOLDERMASK DETAILS

4214841/C 04/2022

NOTES: (continued)


4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DDC0006A

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:15X

4214841/C 04/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, 德州仪器 (TI) 公司